linux-kernel - Re: [PATCH v18 14/33] x86/resctrl: Add data structures and definitions for ABMC assignment

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20250910172627.GCaMG0w6UP4ksqZZ50@fat_crate.local>
Date: Wed, 10 Sep 2025 19:26:27 +0200
From: Borislav Petkov <bp@...en8.de>
To: Babu Moger <babu.moger@....com>
Cc: corbet@....net, tony.luck@...el.com, reinette.chatre@...el.com,
	Dave.Martin@....com, james.morse@....com, tglx@...utronix.de,
	mingo@...hat.com, dave.hansen@...ux.intel.com, x86@...nel.org,
	hpa@...or.com, kas@...nel.org, rick.p.edgecombe@...el.com,
	akpm@...ux-foundation.org, paulmck@...nel.org, frederic@...nel.org,
	pmladek@...e.com, rostedt@...dmis.org, kees@...nel.org,
	arnd@...db.de, fvdl@...gle.com, seanjc@...gle.com,
	thomas.lendacky@....com, pawan.kumar.gupta@...ux.intel.com,
	perry.yuan@....com, manali.shukla@....com, sohil.mehta@...el.com,
	xin@...or.com, Neeraj.Upadhyay@....com, peterz@...radead.org,
	tiala@...rosoft.com, mario.limonciello@....com,
	dapeng1.mi@...ux.intel.com, michael.roth@....com,
	chang.seok.bae@...el.com, linux-doc@...r.kernel.org,
	linux-kernel@...r.kernel.org, linux-coco@...ts.linux.dev,
	kvm@...r.kernel.org, peternewman@...gle.com, eranian@...gle.com,
	gautham.shenoy@....com
Subject: Re: [PATCH v18 14/33] x86/resctrl: Add data structures and
 definitions for ABMC assignment

On Fri, Sep 05, 2025 at 04:34:13PM -0500, Babu Moger wrote:
> diff --git a/arch/x86/include/asm/msr-index.h b/arch/x86/include/asm/msr-index.h
> index 18222527b0ee..48230814098d 100644
> --- a/arch/x86/include/asm/msr-index.h
> +++ b/arch/x86/include/asm/msr-index.h
> @@ -1232,6 +1232,7 @@
>  /* - AMD: */
>  #define MSR_IA32_MBA_BW_BASE		0xc0000200
>  #define MSR_IA32_SMBA_BW_BASE		0xc0000280
> +#define MSR_IA32_L3_QOS_ABMC_CFG	0xc00003fd
>  #define MSR_IA32_L3_QOS_EXT_CFG		0xc00003ff
>  #define MSR_IA32_EVT_CFG_BASE		0xc0000400

Some of those MSRs are AMD-specific: why do they have "IA32" in the name and
not "AMD64"?

-- 
Regards/Gruss,
    Boris.

https://people.kernel.org/tglx/notes-about-netiquette