[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20250911-preemption_aware_hangcheck-v1-1-974819876819@gmail.com>
Date: Thu, 11 Sep 2025 19:01:04 +0200
From: Anna Maniscalco <anna.maniscalco2000@...il.com>
To: Rob Clark <robin.clark@....qualcomm.com>, Sean Paul <sean@...rly.run>,
Konrad Dybcio <konradybcio@...nel.org>, Dmitry Baryshkov <lumag@...nel.org>,
Abhinav Kumar <abhinav.kumar@...ux.dev>,
Jessica Zhang <jessica.zhang@....qualcomm.com>,
Marijn Suijten <marijn.suijten@...ainline.org>,
David Airlie <airlied@...il.com>, Simona Vetter <simona@...ll.ch>
Cc: linux-arm-msm@...r.kernel.org, dri-devel@...ts.freedesktop.org,
freedreno@...ts.freedesktop.org, linux-kernel@...r.kernel.org,
Anna Maniscalco <anna.maniscalco2000@...il.com>
Subject: [PATCH 1/2] drm/msm/registers: Sync GPU registers from mesa
In particular bring in `CP_ALWAYS_ON_CONTEXT`
Signed-off-by: Anna Maniscalco <anna.maniscalco2000@...il.com>
---
drivers/gpu/drm/msm/registers/adreno/a6xx.xml | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/gpu/drm/msm/registers/adreno/a6xx.xml b/drivers/gpu/drm/msm/registers/adreno/a6xx.xml
index 9459b603821711a1a7ed44f0f1a567cf989b749b..6ea5479670970cc610ca25e71aa41af5f328f560 100644
--- a/drivers/gpu/drm/msm/registers/adreno/a6xx.xml
+++ b/drivers/gpu/drm/msm/registers/adreno/a6xx.xml
@@ -254,6 +254,7 @@ by a particular renderpass/blit.
<bitfield name="CONTEXT" low="4" high="5"/>
</bitset>
<reg64 offset="0x0980" name="CP_ALWAYS_ON_COUNTER"/>
+ <reg64 offset="0x0982" name="CP_ALWAYS_ON_CONTEXT"/>
<reg32 offset="0x098D" name="CP_AHB_CNTL"/>
<reg32 offset="0x0A00" name="CP_APERTURE_CNTL_HOST" variants="A6XX"/>
<reg32 offset="0x0A00" name="CP_APERTURE_CNTL_HOST" type="a7xx_aperture_cntl" variants="A7XX-"/>
--
2.51.0
Powered by blists - more mailing lists