| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20250915-exynos9610-clocks-v1-6-3f615022b178@chimac.ro>
Date: Sun, 14 Sep 2025 21:20:20 +0000
From: Alexandru Chimac <alex@...mac.ro>
To: Krzysztof Kozlowski <krzk@...nel.org>, Sylwester Nawrocki <s.nawrocki@...sung.com>, Chanwoo Choi <cw00.choi@...sung.com>, Alim Akhtar <alim.akhtar@...sung.com>, Michael Turquette <mturquette@...libre.com>, Stephen Boyd <sboyd@...nel.org>, Rob Herring <robh@...nel.org>, Conor Dooley <conor+dt@...nel.org>, Alexandru Chimac <alexchimac@...tonmail.com>, Krzysztof Kozlowski <krzk+dt@...nel.org>
Cc: linux-samsung-soc@...r.kernel.org, linux-clk@...r.kernel.org, devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org, Alexandru Chimac <alex@...mac.ro>
Subject: [PATCH 6/8] arm64: dts: exynos9610: Add SYSREG nodes
Add nodes for:
- apm-sysreg
- cam-sysreg
- core-sysreg
- cpucl0/1-sysreg
- dispaud-sysreg
- fsys-sysreg
- g2d/g3d-sysreg
- peri-sysreg
Signed-off-by: Alexandru Chimac <alex@...mac.ro>
---
arch/arm64/boot/dts/exynos/exynos9610.dtsi | 60 ++++++++++++++++++++++++++++++
1 file changed, 60 insertions(+)
diff --git a/arch/arm64/boot/dts/exynos/exynos9610.dtsi b/arch/arm64/boot/dts/exynos/exynos9610.dtsi
index 2a15986c459d6af9f83362c27cdcc3a2646c256b..8ac113ceddacc30b52fa35954c85e1b8c320057d 100644
--- a/arch/arm64/boot/dts/exynos/exynos9610.dtsi
+++ b/arch/arm64/boot/dts/exynos/exynos9610.dtsi
@@ -210,6 +210,12 @@ chipid@...00000 {
reg = <0x10000000 0x100>;
};
+ sysreg_peri: system-controller@...10000 {
+ compatible = "samsung,exynos9610-peri-sysreg", "syscon";
+ reg = <0x10010000 0x10000>;
+ clocks = <&cmu_peri CLK_GOUT_PERI_SYSREG_PCLK>;
+ };
+
cmu_peri: clock-controller@...30000 {
compatible = "samsung,exynos9610-cmu-peri";
reg = <0x10030000 0x8000>;
@@ -238,6 +244,12 @@ cmu_cpucl1: clock-controller@...0800000 {
"dout_cmu_hpm";
};
+ sysreg_cpucl1: system-controller@...10000 {
+ compatible = "samsung,exynos9610-cpucl1-sysreg", "syscon";
+ reg = <0x10810000 0x10000>;
+ clocks = <&cmu_cpucl1 CLK_GOUT_CPUCL1_SYSREG_PCLK>;
+ };
+
cmu_cpucl0: clock-controller@...0900000 {
compatible = "samsung,exynos9610-cmu-cpucl0";
reg = <0x10900000 0x8000>;
@@ -253,12 +265,24 @@ cmu_cpucl0: clock-controller@...0900000 {
"dout_cmu_hpm";
};
+ sysreg_cpucl0: system-controller@...10000 {
+ compatible = "samsung,exynos9610-cpucl0-sysreg", "syscon";
+ reg = <0x10910000 0x10000>;
+ clocks = <&cmu_cpucl0 CLK_GOUT_CPUCL0_SYSREG_PCLK>;
+ };
+
pinctrl_shub: pinctrl@...80000 {
compatible = "samsung,exynos9610-pinctrl";
reg = <0x11080000 0x1000>;
interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
};
+ sysreg_g3d: system-controller@...10000 {
+ compatible = "samsung,exynos9610-g3d-sysreg", "syscon";
+ reg = <0x11410000 0x10000>;
+ clocks = <&cmu_g3d CLK_GOUT_G3D_SYSREG_PCLK>;
+ };
+
cmu_g3d: clock-controller@...30000 {
compatible = "samsung,exynos9610-cmu-g3d";
reg = <0x11430000 0x8000>;
@@ -285,6 +309,12 @@ cmu_apm: clock-controller@...00000 {
"dout_cmu_apm_bus";
};
+ sysreg_apm: system-controller@...10000 {
+ compatible = "samsung,exynos9610-apm-sysreg", "syscon";
+ reg = <0x11810000 0x10000>;
+ clocks = <&cmu_apm CLK_GOUT_APM_SYSREG_PCLK>;
+ };
+
pinctrl_alive: pinctrl@...50000 {
compatible = "samsung,exynos9610-pinctrl";
reg = <0x11850000 0x1000>;
@@ -314,6 +344,12 @@ pinctrl_cmgp: pinctrl@...20000 {
reg = <0x11c20000 0x1000>;
};
+ sysreg_core: system-controller@...10000 {
+ compatible = "samsung,exynos9610-core-sysreg", "syscon";
+ reg = <0x12010000 0x10000>;
+ clocks = <&cmu_core CLK_GOUT_CORE_SYSREG_PCLK>;
+ };
+
cmu_core: clock-controller@...f0000 {
compatible = "samsung,exynos9610-cmu-core";
reg = <0x120f0000 0x8000>;
@@ -365,6 +401,12 @@ cmu_g2d: clock-controller@...00000 {
"dout_cmu_g2d_mscl";
};
+ sysreg_g2d: system-controller@...10000 {
+ compatible = "samsung,exynos9610-g2d-sysreg", "syscon";
+ reg = <0x12e10000 0x10000>;
+ clocks = <&cmu_g2d CLK_GOUT_G2D_SYSREG_PCLK>;
+ };
+
cmu_fsys: clock-controller@...00000 {
compatible = "samsung,exynos9610-cmu-fsys";
reg = <0x13400000 0x8000>;
@@ -382,6 +424,12 @@ cmu_fsys: clock-controller@...00000 {
"dout_cmu_fsys_ufs_embd";
};
+ sysreg_fsys: system-controller@...10000 {
+ compatible = "samsung,exynos9610-fsys-sysreg", "syscon";
+ reg = <0x13410000 0x10000>;
+ clocks = <&cmu_fsys CLK_GOUT_FSYS_SYSREG_PCLK>;
+ };
+
pinctrl_fsys: pinctrl@...90000 {
compatible = "samsung,exynos9610-pinctrl";
reg = <0x13490000 0x1000>;
@@ -405,6 +453,18 @@ cmu_cam: clock-controller@...00000 {
"dout_cmu_cam_bus";
};
+ sysreg_cam: system-controller@...10000 {
+ compatible = "samsung,exynos9610-cam-sysreg", "syscon";
+ reg = <0x14510000 0x10000>;
+ clocks = <&cmu_cam CLK_GOUT_CAM_SYSREG_PCLK>;
+ };
+
+ sysreg_dispaud: system-controller@...10000 {
+ compatible = "samsung,exynos9610-dispaud-sysreg", "syscon";
+ reg = <0x14810000 0x10000>;
+ clocks = <&cmu_dispaud CLK_GOUT_DISPAUD_SYSREG_PCLK>;
+ };
+
cmu_dispaud: clock-controller@...80000 {
compatible = "samsung,exynos9610-cmu-dispaud";
reg = <0x14980000 0x8000>;
--
2.47.3
Powered by blists - more mailing lists