[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250915-exynos9610-clocks-v1-7-3f615022b178@chimac.ro>
Date: Sun, 14 Sep 2025 21:20:30 +0000
From: Alexandru Chimac <alex@...mac.ro>
To: Krzysztof Kozlowski <krzk@...nel.org>, Sylwester Nawrocki <s.nawrocki@...sung.com>, Chanwoo Choi <cw00.choi@...sung.com>, Alim Akhtar <alim.akhtar@...sung.com>, Michael Turquette <mturquette@...libre.com>, Stephen Boyd <sboyd@...nel.org>, Rob Herring <robh@...nel.org>, Conor Dooley <conor+dt@...nel.org>, Alexandru Chimac <alexchimac@...tonmail.com>, Krzysztof Kozlowski <krzk+dt@...nel.org>
Cc: linux-samsung-soc@...r.kernel.org, linux-clk@...r.kernel.org, devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org, Alexandru Chimac <alex@...mac.ro>
Subject: [PATCH 7/8] arm64: dts: exynos9610: Assign clocks to existing nodes
Required in order to have these parts work while the
clock driver is enabled (without clk_ignore_unused).
Signed-off-by: Alexandru Chimac <alex@...mac.ro>
---
arch/arm64/boot/dts/exynos/exynos9610.dtsi | 12 ++++++++++++
1 file changed, 12 insertions(+)
diff --git a/arch/arm64/boot/dts/exynos/exynos9610.dtsi b/arch/arm64/boot/dts/exynos/exynos9610.dtsi
index 8ac113ceddacc30b52fa35954c85e1b8c320057d..2dc7cdda83d9357cb2a44d58d666a75674c83ec4 100644
--- a/arch/arm64/boot/dts/exynos/exynos9610.dtsi
+++ b/arch/arm64/boot/dts/exynos/exynos9610.dtsi
@@ -319,6 +319,9 @@ pinctrl_alive: pinctrl@...50000 {
compatible = "samsung,exynos9610-pinctrl";
reg = <0x11850000 0x1000>;
+ clocks = <&cmu_apm CLK_GOUT_APM_APBIF_GPIO_ALIVE_PCLK>;
+ clock-names = "pclk";
+
wakeup-interrupt-controller {
compatible = "samsung,exynos9610-wakeup-eint",
"samsung,exynos850-wakeup-eint",
@@ -342,6 +345,9 @@ cmu_cmgp: clock-controller@...00000 {
pinctrl_cmgp: pinctrl@...20000 {
compatible = "samsung,exynos9610-pinctrl";
reg = <0x11c20000 0x1000>;
+
+ clocks = <&cmu_cmgp CLK_GOUT_CMGP_GPIO_PCLK>;
+ clock-names = "pclk";
};
sysreg_core: system-controller@...10000 {
@@ -385,6 +391,8 @@ gic: interrupt-controller@...00000 {
<0x12306000 0x2000>;
interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(8) |
IRQ_TYPE_LEVEL_HIGH)>;
+ clocks = <&cmu_core CLK_GOUT_CORE_GIC_CLK>;
+ clock-names = "clk";
};
cmu_g2d: clock-controller@...00000 {
@@ -434,6 +442,8 @@ pinctrl_fsys: pinctrl@...90000 {
compatible = "samsung,exynos9610-pinctrl";
reg = <0x13490000 0x1000>;
interrupts = <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cmu_fsys CLK_GOUT_FSYS_GPIO_PCLK>;
+ clock-names = "pclk";
};
pinctrl_top: pinctrl@...b0000 {
@@ -489,6 +499,8 @@ cmu_dispaud: clock-controller@...80000 {
pinctrl_dispaud: pinctrl@...60000 {
compatible = "samsung,exynos9610-pinctrl";
reg = <0x14a60000 0x1000>;
+ clocks = <&cmu_dispaud CLK_GOUT_DISPAUD_GPIO_DISPAUD_PCLK>;
+ clock-names = "pclk";
};
};
--
2.47.3
Powered by blists - more mailing lists