lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <175856184058.499994.8575309202132748563.robh@kernel.org>
Date: Mon, 22 Sep 2025 12:27:50 -0500
From: "Rob Herring (Arm)" <robh@...nel.org>
To: Clément Le Goffic <legoffic.clement@...il.com>
Cc: linux-kernel@...r.kernel.org, devicetree@...r.kernel.org, 
 Maxime Coquelin <mcoquelin.stm32@...il.com>, 
 linux-arm-kernel@...ts.infradead.org, 
 Gabriel Fernandez <gabriel.fernandez@...s.st.com>, 
 Krzysztof Kozlowski <krzk+dt@...nel.org>, 
 linux-stm32@...md-mailman.stormreply.com, linux-clk@...r.kernel.org, 
 Michael Turquette <mturquette@...libre.com>, 
 Conor Dooley <conor+dt@...nel.org>, 
 Alexandre Torgue <alexandre.torgue@...s.st.com>, 
 Clément Le Goffic <clement.legoffic@...s.st.com>, 
 Stephen Boyd <sboyd@...nel.org>
Subject: Re: [PATCH v7 0/3] Register the STM32MP25 RCC driver as an access
 controller.


On Mon, 22 Sep 2025 10:12:17 +0200, Clément Le Goffic wrote:
> The STM32MP25 RCC peripheral as an access controller is allowed to know
> whether the clocks are secured or not.
> The STM32MP25 RCC peripheral knows about the clock secure configuration
> of all non RIF-aware peripheral.
> In parallel all the RIF-aware peripheral configuration information
> are known by the RIFSC peripheral which is already an access
> controller.
> 
> This v7 is a subset of the v6 and other prior versions, split to simplify
> the review and merging process.
> 
> Changes in v7:
> - None
> - Link to v6: https://lore.kernel.org/all/20250909-b4-ddrperfm-upstream-v6-2-ce082cc801b5@gmail.com/
> 
> Signed-off-by: Clément Le Goffic <legoffic.clement@...il.com>
> ---
> Clément Le Goffic (3):
>       dt-bindings: stm32: stm32mp25: add `#access-controller-cells` property
>       clk: stm32mp25: add firewall grant_access ops
>       arm64: dts: st: set rcc as an access-controller
> 
>  .../bindings/clock/st,stm32mp25-rcc.yaml           |  7 ++++
>  arch/arm64/boot/dts/st/stm32mp251.dtsi             |  1 +
>  drivers/clk/stm32/clk-stm32mp25.c                  | 40 +++++++++++++++++++++-
>  3 files changed, 47 insertions(+), 1 deletion(-)
> ---
> base-commit: 07e27ad16399afcd693be20211b0dfae63e0615f
> change-id: 20250916-b4-rcc-upstream-8a8ea3af6a0d
> prerequisite-change-id: 20250916-b4-firewall-upstream-dfe8588a21f8:v7
> prerequisite-patch-id: 1ead960f405c7a2dcc9111acd0bb4c95ed33954f
> 
> Best regards,
> --
> Clément Le Goffic <legoffic.clement@...il.com>
> 
> 
> 


My bot found new DTB warnings on the .dts files added or changed in this
series.

Some warnings may be from an existing SoC .dtsi. Or perhaps the warnings
are fixed by another series. Ultimately, it is up to the platform
maintainer whether these warnings are acceptable or not. No need to reply
unless the platform maintainer has comments.

If you already ran DT checks and didn't see these error(s), then
make sure dt-schema is up to date:

  pip3 install dtschema --upgrade


This patch series was applied (using b4) to base:
 Base: using specified base-commit 07e27ad16399afcd693be20211b0dfae63e0615f
 Deps: looking for dependencies matching 1 patch-ids
 Deps: Applying prerequisite patch: [PATCH v7] bus: firewall: move stm32_firewall header file in include folder

If this is not the correct base, please add 'base-commit' tag
(or use b4 which does this automatically)

New warnings running 'make CHECK_DTBS=y for arch/arm64/boot/dts/st/' for 20250922-b4-rcc-upstream-v7-0-2dfc4e018f40@...il.com:

arch/arm64/boot/dts/st/stm32mp235f-dk.dtb: clock-controller@...00000 (st,stm32mp25-rcc): '#access-controller-cells' is a required property
	from schema $id: http://devicetree.org/schemas/clock/st,stm32mp25-rcc.yaml#






Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ