lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <945d5f68-66b9-40f3-afd7-64e746075d12@kernel.org>
Date: Tue, 7 Oct 2025 15:28:10 +0900
From: Krzysztof Kozlowski <krzk@...nel.org>
To: Sanghoon Bae <sh86.bae@...sung.com>, robh@...nel.org,
 conor+dt@...nel.org, vkoul@...nel.org, alim.akhtar@...sung.com,
 kishon@...nel.org, m.szyprowski@...sung.com, jh80.chung@...sung.com,
 shradha.t@...sung.com
Cc: krzk+dt@...nel.org, linux-kernel@...r.kernel.org,
 devicetree@...r.kernel.org, linux-samsung-soc@...r.kernel.org,
 linux-phy@...ts.infradead.org, linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH 1/4] dt-bindings: soc: samsung: exynos-sysreg: add hsi0
 for ExynosAutov920

On 26/09/2025 16:39, Sanghoon Bae wrote:
> Add hsi0 compatible for ExynosAutov920 PCIe settings for:
> - PCIe PHY power control
> - PLL settings for PCIe
> - PCIe device direction (RC/EP)
> 
> Signed-off-by: Sanghoon Bae <sh86.bae@...sung.com>
> ---
>  .../devicetree/bindings/soc/samsung/samsung,exynos-sysreg.yaml   | 1 +
>  1 file changed, 1 insertion(+)
> 
This is not really related to PCIe or phy patchset, so putting it here
just makes life of maintainers more difficult. There is really no reason
for that.

Don't mix subsystems when not needed. DTS patchset targeting me, should
be separate from other subsystems in such case and it only needs to
mention in changelog or cover letter where are the bindings.

Best regards,
Krzysztof

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ