[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20251009082013.1331361-1-lzampier@redhat.com>
Date: Thu, 9 Oct 2025 09:20:10 +0100
From: Lucas Zampieri <lzampier@...hat.com>
To: linux-kernel@...r.kernel.org
Cc: devicetree@...r.kernel.org,
linux-riscv@...ts.infradead.org,
Lucas Zampieri <lzampier@...hat.com>,
Thomas Gleixner <tglx@...utronix.de>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Paul Walmsley <paul.walmsley@...ive.com>,
Samuel Holland <samuel.holland@...ive.com>,
Palmer Dabbelt <palmer@...belt.com>,
Albert Ou <aou@...s.berkeley.edu>,
Alexandre Ghiti <alex@...ti.fr>
Subject: [PATCH 0/3] Add UltraRISC DP1000 PLIC support
This series adds support for the PLIC implementation in the UltraRISC
DP1000 SoC. The DP1000 PLIC claim register has a hardware bug where
reading it while multiple interrupts are pending can return the wrong
interrupt ID. The workaround temporarily disables all interrupts except
the first pending one before reading the claim register, then restores
the previous state. This is implemented as PLIC_QUIRK_CLAIM_REGISTER,
activated only for "ultrarisc,dp1000-plic" compatible strings.
Charles Mirabile (2):
dt-bindings: interrupt-controller: add UltraRISC DP1000 PLIC
irqchip/plic: add support for UltraRISC DP1000 PLIC
Lucas Zampieri (1):
dt-bindings: vendor-prefixes: add UltraRISC
.../devicetree/bindings/vendor-prefixes.yaml | 2 +
.../interrupt-controller/sifive,plic-1.0.0.yaml | 2 +
drivers/irqchip/irq-sifive-plic.c | 83 ++++++++++++++++++-
3 files changed, 86 insertions(+), 1 deletion(-)
--
2.51.0
Powered by blists - more mailing lists