linux-kernel - Re: [PATCH v3 5/5] riscv: dts: thead: Add reset controllers of more subsystems for TH1520

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <CAJF2gTSQ-F6nBWV0ZTsFFsHATBAPQO=hjC1Gws+=+_x7yWGQnA@mail.gmail.com>
Date: Wed, 15 Oct 2025 09:07:12 +0800
From: Guo Ren <guoren@...nel.org>
To: Yao Zi <ziyao@...root.org>
Cc: Drew Fustini <fustini@...nel.org>, Fu Wei <wefu@...hat.com>, 
	Philipp Zabel <p.zabel@...gutronix.de>, Rob Herring <robh@...nel.org>, 
	Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley <conor+dt@...nel.org>, 
	Paul Walmsley <paul.walmsley@...ive.com>, Palmer Dabbelt <palmer@...belt.com>, 
	Albert Ou <aou@...s.berkeley.edu>, Alexandre Ghiti <alex@...ti.fr>, 
	Michal Wilczynski <m.wilczynski@...sung.com>, linux-riscv@...ts.infradead.org, 
	devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, 
	Icenowy Zheng <uwu@...nowy.me>, Han Gao <rabenda.cn@...il.com>, Han Gao <gaohan@...as.ac.cn>
Subject: Re: [PATCH v3 5/5] riscv: dts: thead: Add reset controllers of more
 subsystems for TH1520

On Tue, Oct 14, 2025 at 9:12 PM Yao Zi <ziyao@...root.org> wrote:
>
> Describe reset controllers for VI, MISC, AP, DSP and AO subsystems. The
> one for AO subsystem is marked as reserved, since it may be used by AON
> firmware.
>
> Signed-off-by: Yao Zi <ziyao@...root.org>
> ---
>  arch/riscv/boot/dts/thead/th1520.dtsi | 37 +++++++++++++++++++++++++++
>  1 file changed, 37 insertions(+)
>
> diff --git a/arch/riscv/boot/dts/thead/th1520.dtsi b/arch/riscv/boot/dts/thead/th1520.dtsi
> index e680d1a7c821..15d64eaea89f 100644
> --- a/arch/riscv/boot/dts/thead/th1520.dtsi
> +++ b/arch/riscv/boot/dts/thead/th1520.dtsi
> @@ -277,6 +277,12 @@ clint: timer@...c000000 {
>                                               <&cpu3_intc 3>, <&cpu3_intc 7>;
>                 };
>
> +               rst_vi: reset-controller@...4040100 {
> +                       compatible = "thead,th1520-reset-vi";
> +                       reg = <0xff 0xe4040100 0x0 0x8>;
> +                       #reset-cells = <1>;
> +               };
> +
>                 spi0: spi@...700c000 {
>                         compatible = "thead,th1520-spi", "snps,dw-apb-ssi";
>                         reg = <0xff 0xe700c000 0x0 0x1000>;
> @@ -502,6 +508,18 @@ uart2: serial@...c010000 {
>                         status = "disabled";
>                 };
>
> +               rst_misc: reset-controller@...c02c000 {
> +                       compatible = "thead,th1520-reset-misc";
> +                       reg = <0xff 0xec02c000 0x0 0x18>;
> +                       #reset-cells = <1>;
> +               };
> +
> +               rst_vp: reset-controller@...cc30000 {
> +                       compatible = "thead,th1520-reset-vp";
> +                       reg = <0xff 0xecc30000 0x0 0x14>;
> +                       #reset-cells = <1>;
> +               };
> +
>                 clk: clock-controller@...f010000 {
>                         compatible = "thead,th1520-clk-ap";
>                         reg = <0xff 0xef010000 0x0 0x1000>;
> @@ -509,6 +527,18 @@ clk: clock-controller@...f010000 {
>                         #clock-cells = <1>;
>                 };
>
> +               rst_ap: reset-controller@...f014000 {
> +                       compatible = "thead,th1520-reset-ap";
> +                       reg = <0xff 0xef014000 0x0 0x1000>;
> +                       #reset-cells = <1>;
> +               };
> +
> +               rst_dsp: reset-controller@...f040028 {
> +                       compatible = "thead,th1520-reset-dsp";
> +                       reg = <0xff 0xef040028 0x0 0x4>;
> +                       #reset-cells = <1>;
> +               };
> +
>                 gpu: gpu@...f400000 {
>                         compatible = "thead,th1520-gpu", "img,img-bxm-4-64",
>                                      "img,img-rogue";
> @@ -681,6 +711,13 @@ aogpio: gpio-controller@0 {
>                         };
>                 };
>
> +               rst_ao: reset-controller@...ff44000 {
> +                       compatible = "thead,th1520-reset-ao";
> +                       reg = <0xff 0xfff44000 0x0 0x2000>;
> +                       #reset-cells = <1>;
> +                       status = "reserved";
> +               };
> +
>                 padctrl_aosys: pinctrl@...ff4a000 {
>                         compatible = "thead,th1520-pinctrl";
>                         reg = <0xff 0xfff4a000 0x0 0x2000>;
> --
> 2.50.1
>
LGTM!

Acked-by: Guo Ren <guoren@...nel.org>

-- 
Best Regards
 Guo Ren