linux-kernel - Re: [PATCH 0/4] Add PCIe support in DTS for Sophgo SG2042 SoC

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID:
 <PN6PR01MB1171791524E2BC1C227E342F6FEF5A@PN6PR01MB11717.INDPRD01.PROD.OUTLOOK.COM>
Date: Mon, 20 Oct 2025 11:48:50 +0800
From: Chen Wang <unicorn_wang@...look.com>
To: Han Gao <rabenda.cn@...il.com>
Cc: Chen Wang <unicornxw@...il.com>, u.kleine-koenig@...libre.com,
 aou@...s.berkeley.edu, alex@...ti.fr, conor+dt@...nel.org,
 inochiama@...il.com, krzk+dt@...nel.org, mani@...nel.org,
 liujingqi@...xincomputing.com, palmer@...belt.com, pjw@...nel.org,
 robh@...nel.org, tglx@...utronix.de, sycamoremoon376@...il.com,
 devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
 linux-riscv@...ts.infradead.org, sophgo@...ts.linux.dev,
 chao.wei@...hgo.com, xiaoguang.xing@...hgo.com, fengchun.li@...hgo.com
Subject: Re: [PATCH 0/4] Add PCIe support in DTS for Sophgo SG2042 SoC

hi, Han Gao,

Please help test this out on EVB, I don't have those boards and just 
tested with my pinoeerbox.

Thanks,

Chen

On 10/20/2025 11:32 AM, Chen Wang wrote:
> From: Chen Wang <unicorn_wang@...look.com>
>
> This new patch set is a continuation of the previous patchset
> "[PATCH v3 0/7] Add PCIe support to Sophgo SG2042 SoC" [1].
>
> The drivers and bindings have already been merged into the kernel
> mainline, and this patchset will focus on submitting the remaining
> DTS changes into the mainline.
>
> This patchset is based on v6.18-rc1 and the only changes since v3
> is a fix to address the comments from Manivannan Sadhasivam to make
> sure PCI address of the I/O port to start from 0.
>
> Link: https://lore.kernel.org/linux-riscv/cover.1757643388.git.unicorn_wang@outlook.com/ [1]
>
> Chen Wang (4):
>    riscv: sophgo: dts: add PCIe controllers for SG2042
>    riscv: sophgo: dts: enable PCIe for PioneerBox
>    riscv: sophgo: dts: enable PCIe for SG2042_EVB_V1.X
>    riscv: sophgo: dts: enable PCIe for SG2042_EVB_V2.0
>
>   arch/riscv/boot/dts/sophgo/sg2042-evb-v1.dts  | 12 +++
>   arch/riscv/boot/dts/sophgo/sg2042-evb-v2.dts  | 12 +++
>   .../boot/dts/sophgo/sg2042-milkv-pioneer.dts  | 12 +++
>   arch/riscv/boot/dts/sophgo/sg2042.dtsi        | 88 +++++++++++++++++++
>   4 files changed, 124 insertions(+)
>
>
> base-commit: 3a8660878839faadb4f1a6dd72c3179c1df56787