| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID:
<AM7PR04MB7013221705AF2AE771B8342A94CEA@AM7PR04MB7013.eurprd04.prod.outlook.com>
Date: Mon, 10 Nov 2025 05:54:39 +0000
From: Joseph Guo <qijian.guo@....com>
To: Joseph Guo <qijian.guo@....com>, Francesco Valla <francesco@...la.it>
CC: Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, Shawn Guo <shawnguo@...nel.org>, Sascha
Hauer <s.hauer@...gutronix.de>, Pengutronix Kernel Team
<kernel@...gutronix.de>, Fabio Estevam <festevam@...il.com>, Fabian Pflug
<f.pflug@...gutronix.de>, "devicetree@...r.kernel.org"
<devicetree@...r.kernel.org>, "linux-kernel@...r.kernel.org"
<linux-kernel@...r.kernel.org>, "imx@...ts.linux.dev" <imx@...ts.linux.dev>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>, Tom Zheng <haidong.zheng@....com>,
Danwei Luo <danwei.luo@....com>, Lei Xu <lei.xu@....com>, Justin Jiang
<justin.jiang@....com>
Subject: RE: [PATCH v3 2/2] arm64: dts: freescale: add support for NXP i.MX93
FRDM
> -----Original Message-----
> From: Joseph Guo <qijian.guo@....com>
> Sent: Monday, November 10, 2025 1:31 PM
> To: Francesco Valla <francesco@...la.it>
> Cc: Rob Herring <robh@...nel.org>; Krzysztof Kozlowski
> <krzk+dt@...nel.org>; Conor Dooley <conor+dt@...nel.org>; Shawn Guo
> <shawnguo@...nel.org>; Sascha Hauer <s.hauer@...gutronix.de>;
> Pengutronix Kernel Team <kernel@...gutronix.de>; Fabio Estevam
> <festevam@...il.com>; Fabian Pflug <f.pflug@...gutronix.de>;
> devicetree@...r.kernel.org; linux-kernel@...r.kernel.org;
> imx@...ts.linux.dev; linux-arm-kernel@...ts.infradead.org; Tom Zheng
> <haidong.zheng@....com>; Danwei Luo <danwei.luo@....com>; Lei Xu
> <lei.xu@....com>; Joseph Guo <qijian.guo@....com>; Justin Jiang
> <justin.jiang@....com>
> Subject: Re: [PATCH v3 2/2] arm64: dts: freescale: add support for NXP
> i.MX93 FRDM
>
> On Wed, Oct 22, 2025 at 10:28:22PM +0200, Francesco Valla wrote:
> > Hi Fabian,
> >
> > I restarted working on my FRDM just a couple of days ago, so this will
> > probably feel like a late review for the v2. Anyhow...
> >
> > On Wednesday, 22 October 2025 at 16:05:23 Fabian Pflug
> <f.pflug@...gutronix.de> wrote:
> > > The FRDM i.MX 93 development board is a low-cost and compact
> > > development board featuring the i.MX93 applications processor.
> > >
> > > It features:
> > > - Dual Cortex-A55
> > > - 2 GB LPDDR4X / LPDDR4
> > > - 32 GB eMMC5.1
> > > - MicroSD slot
> > > - GbE RJ45 x 2
> > > - USB2.0 1x Type C, 1x Type A
> > >
> > > This file is based upon the one provided by nxp in their own kernel
> > > and yocto meta layer for the device, but adapted for mainline.
> > >
> > > Signed-off-by: Haidong Zheng <haidong.zheng@....com>
> > > Signed-off-by: Danwei Luo <danwei.luo@....com>
> > > Signed-off-by: Lei Xu <lei.xu@....com>
> > > Signed-off-by: Fabian Pflug <f.pflug@...gutronix.de>
> > > ---
> > > arch/arm64/boot/dts/freescale/Makefile | 1 +
> > > arch/arm64/boot/dts/freescale/imx93-11x11-frdm.dts | 658
> > > +++++++++++++++++++++
> > > 2 files changed, 659 insertions(+)
> > >
> > > diff --git a/arch/arm64/boot/dts/freescale/Makefile
> > > b/arch/arm64/boot/dts/freescale/Makefile
> > > index 525ef180481d3..a7e5fdd6faff1 100644
> > > --- a/arch/arm64/boot/dts/freescale/Makefile
> > > +++ b/arch/arm64/boot/dts/freescale/Makefile
> > > @@ -351,6 +351,7 @@ imx93-9x9-qsb-i3c-dtbs += imx93-9x9-qsb.dtb
> > > imx93-9x9-qsb-i3c.dtbo
> > > dtb-$(CONFIG_ARCH_MXC) += imx93-9x9-qsb-i3c.dtb
> > >
> > > dtb-$(CONFIG_ARCH_MXC) += imx93-11x11-evk.dtb
> > > +dtb-$(CONFIG_ARCH_MXC) += imx93-11x11-frdm.dtb
> > > dtb-$(CONFIG_ARCH_MXC) += imx93-14x14-evk.dtb
> > > dtb-$(CONFIG_ARCH_MXC) += imx93-kontron-bl-osm-s.dtb
> > > dtb-$(CONFIG_ARCH_MXC) += imx93-phyboard-nash.dtb diff --git
> > > a/arch/arm64/boot/dts/freescale/imx93-11x11-frdm.dts
> > > b/arch/arm64/boot/dts/freescale/imx93-11x11-frdm.dts
> > > new file mode 100644
> > > index 0000000000000..1f21eeb15b721
> > > --- /dev/null
> > > +++ b/arch/arm64/boot/dts/freescale/imx93-11x11-frdm.dts
> > > @@ -0,0 +1,658 @@
> > > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) /dts-v1/;
> > > +
> > > +#include <dt-bindings/usb/pd.h>
> > > +#include "imx93.dtsi"
> > > +
> > > +/ {
> > > + compatible = "fsl,imx93-11x11-frdm", "fsl,imx93";
> > > + model = "NXP i.MX93 11X11 FRDM board";
> > > +
> > > + aliases {
> > > + ethernet0 = &fec;
> > > + ethernet1 = &eqos;
> > > + i2c0 = &lpi2c1;
> > > + i2c1 = &lpi2c2;
> > > + i2c2 = &lpi2c3;
> > > + mmc0 = &usdhc1; /* EMMC */
> > > + mmc1 = &usdhc2; /* uSD */
> > > + rtc0 = &pcf2131;
> > > + serial0 = &lpuart1;
> > > + };
> > > +
> > > + chosen {
> > > + stdout-path = &lpuart1;
> > > + };
> > > +
> > > + reg_usdhc2_vmmc: regulator-usdhc2 {
> > > + compatible = "regulator-fixed";
> > > + off-on-delay-us = <12000>;
> > > + pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
> > > + pinctrl-names = "default";
> > > + regulator-min-microvolt = <3300000>;
> > > + regulator-max-microvolt = <3300000>;
> > > + regulator-name = "VSD_3V3";
> > > + vin-supply = <&buck4>;
> > > + gpio = <&gpio3 7 GPIO_ACTIVE_HIGH>;
> > > + enable-active-high;
> > > + };
> > > +
> > > + reg_usdhc3_vmmc: regulator-usdhc3 {
> >
> > This is not used - maybe it should be disabled?
> >
> > > + compatible = "regulator-fixed";
> > > + regulator-min-microvolt = <3300000>;
> > > + regulator-max-microvolt = <3300000>;
> > > + regulator-name = "WLAN_EN";
> > > + vin-supply = <&buck4>;
> > > + gpio = <&pcal6524 20 GPIO_ACTIVE_HIGH>;
> >
> > This does not seem to match the design files available for the FRDM on
> > the NXP website. The WiFi chip connected to the usdhc3 port is in fact
> > powered by the
> > VPCIe_3V3 power rail, which is enabled by the EXT1_PWREN signal that
> > is in turn connected to GPIO 13 of the pcal6524 expander.
> >
> > GPIO 20 of the pcal6524 expander should be driving M2_nDIS1 and then
> > W2_nDIS1 and finally PDn/PCAL6408_RST, which is connected to the reset
> > signal for a
> > PCAL6408 GPIO expander (U748).
> >
> > This is at least what I understood, but you may have more information
> > on the DNP (Do Not Populated) madness inside the schematic.
> >
>
> Hi Francesco,
>
> This regulator should keep. It has same design as imx93-11x11-evk.
> The reg_usdhc3_vmmc and usdhc3_pwrseq is used to keep the right power
> on sequence of the wifi bt module.
>
Sorry I didn't notice the author didn't enable USDHC3 in this dts, it can be dropped momentarily.
Regards,
Joseph
> Regards,
> Joseph
> > > + enable-active-high;
> > > + /*
> > > + * IW612 wifi chip needs more delay than other wifi chips to
> complete
> > > + * the host interface initialization after power up, otherwise
> the
> > > + * internal state of IW612 may be unstable, resulting in the
> failure of
> > > + * the SDIO3.0 switch voltage.
> > > + */
> > > + startup-delay-us = <20000>;
> > > + };
> > > +
> > > + reserved-memory {
> > > + ranges;
> > > + #address-cells = <2>;
> > > + #size-cells = <2>;
> > > +
> > > + linux,cma {
> > > + compatible = "shared-dma-pool";
> > > + alloc-ranges = <0 0x80000000 0 0x30000000>;
> > > + reusable;
> > > + size = <0 0x10000000>;
> > > + linux,cma-default;
> > > + };
> > > +
> > > + rsc_table: rsc-table@...1e000 {
> > > + reg = <0 0x2021e000 0 0x1000>;
> > > + no-map;
> > > + };
> > > +
> > > + vdev0vring0: vdev0vring0@...00000 {
> > > + reg = <0 0xa4000000 0 0x8000>;
> > > + no-map;
> > > + };
> > > +
> > > + vdev0vring1: vdev0vring1@...08000 {
> > > + reg = <0 0xa4008000 0 0x8000>;
> > > + no-map;
> > > + };
> > > +
> > > + vdev1vring0: vdev1vring0@...10000 {
> > > + reg = <0 0xa4010000 0 0x8000>;
> > > + no-map;
> > > + };
> > > +
> > > + vdev1vring1: vdev1vring1@...18000 {
> > > + reg = <0 0xa4018000 0 0x8000>;
> > > + no-map;
> > > + };
> > > +
> > > + vdevbuffer: vdevbuffer@...20000 {
> > > + compatible = "shared-dma-pool";
> > > + reg = <0 0xa4020000 0 0x100000>;
> > > + no-map;
> > > + };
> > > + };
> > > +
> > > + usdhc3_pwrseq: usdhc3_pwrseq {
> >
> > This is also not used.
> >
> > > + compatible = "mmc-pwrseq-simple";
> > > + reset-gpios = <&pcal6524 12 GPIO_ACTIVE_LOW>;
> > > + };
> > > +};
> > > +
> > > +&adc1 {
> > > + vref-supply = <&buck5>;
> > > + status = "okay";
> > > +};
> > > +
> > > +&mu1 {
> > > + status = "okay";
> > > +};
> > > +
> > > +&cm33 {
> > > + mboxes = <&mu1 0 1>,
> > > + <&mu1 1 1>,
> > > + <&mu1 3 1>;
> > > + mbox-names = "tx", "rx", "rxdb";
> > > + memory-region = <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>,
> > > + <&vdev1vring0>, <&vdev1vring1>, <&rsc_table>;
> > > + status = "okay";
> > > +};
> > > +
> > > +&eqos {
> > > + pinctrl-names = "default", "sleep";
> > > + pinctrl-0 = <&pinctrl_eqos>;
> > > + pinctrl-1 = <&pinctrl_eqos_sleep>;
> > > + phy-handle = <ðphy1>;
> > > + phy-mode = "rgmii-id";
> > > + status = "okay";
> > > +
> > > + mdio {
> > > + compatible = "snps,dwmac-mdio";
> > > + #address-cells = <1>;
> > > + #size-cells = <0>;
> > > + clock-frequency = <5000000>;
> > > +
> > > + ethphy1: ethernet-phy@1 {
> > > + reg = <1>;
> > > + reset-assert-us = <10000>;
> > > + reset-deassert-us = <80000>;
> > > + reset-gpios = <&pcal6524 15 GPIO_ACTIVE_LOW>;
> > > + realtek,clkout-disable;
> > > + };
> > > + };
> > > +};
> > > +
> > > +&fec {
> > > + pinctrl-names = "default", "sleep";
> > > + pinctrl-0 = <&pinctrl_fec>;
> > > + pinctrl-1 = <&pinctrl_fec_sleep>;
> > > + phy-mode = "rgmii-id";
> > > + phy-handle = <ðphy2>;
> > > + fsl,magic-packet;
> > > + status = "okay";
> > > +
> > > + mdio {
> > > + #address-cells = <1>;
> > > + #size-cells = <0>;
> > > + clock-frequency = <5000000>;
> > > +
> > > + ethphy2: ethernet-phy@2 {
> > > + reg = <2>;
> > > + eee-broken-1000t;
> >
> > eee-broken-1000t should not be required, see:
> >
> > https://eur01.safelinks.protection.outlook.com/?url=https%3A%2F%2Flore
> > .kernel.org%2Fall%2F20250901103632.3409896-6-
> joy.zou%40nxp.com%2F&data
> >
> =05%7C02%7Cqijian.guo%40nxp.com%7C51468e73709542a6053f08de201a616
> f%7C6
> >
> 86ea1d3bc2b4c6fa92cd99c5c301635%7C0%7C0%7C638983494907825583%7CU
> nknown
> > %7CTWFpbGZsb3d8eyJFbXB0eU1hcGkiOnRydWUsIlYiOiIwLjAuMDAwMCIsI
> lAiOiJXaW4
> >
> zMiIsIkFOIjoiTWFpbCIsIldUIjoyfQ%3D%3D%7C0%7C%7C%7C&sdata=w43JxH
> qpr2hiU
> > 4c2ha72aMOgZ7vpJ1Vj%2Bz7P568C97E%3D&reserved=0
> >
> > > + reset-assert-us = <10000>;
> > > + reset-deassert-us = <80000>;
> > > + reset-gpios = <&pcal6524 16 GPIO_ACTIVE_LOW>;
> > > + realtek,clkout-disable;
> > > + };
> > > + };
> > > +};
> > > +
> > > +&lpi2c1 {
> > > + clock-frequency = <400000>;
> > > + pinctrl-0 = <&pinctrl_lpi2c1>;
> > > + pinctrl-names = "default";
> > > + status = "okay";
> > > +
> > > + it6263: hdmi@4c {
> > > + compatible = "ite,it6263";
> > > + reg = <0x4c>;
> > > + ivdd-supply = <&buck5>;
> > > + ovdd-supply = <&buck4>;
> > > + txavcc18-supply = <&buck5>;
> > > + txavcc33-supply = <&buck4>;
> > > + pvcc1-supply = <&buck5>;
> > > + pvcc2-supply = <&buck5>;
> > > + avcc-supply = <&buck4>;
> > > + anvdd-supply = <&buck5>;
> > > + apvdd-supply = <&buck5>;
> > > + };
> > > +};
> > > +
> > > +&lpi2c2 {
> > > + clock-frequency = <400000>;
> > > + pinctrl-0 = <&pinctrl_lpi2c2>;
> > > + pinctrl-names = "default";
> > > + status = "okay";
> > > +
> > > + pcal6524: gpio@22 {
> > > + compatible = "nxp,pcal6524";
> > > + reg = <0x22>;
> > > + #interrupt-cells = <2>;
> > > + interrupt-controller;
> > > + interrupt-parent = <&gpio3>;
> > > + interrupts = <27 IRQ_TYPE_LEVEL_LOW>;
> > > + #gpio-cells = <2>;
> > > + gpio-controller;
> > > + pinctrl-0 = <&pinctrl_pcal6524>;
> > > + pinctrl-names = "default";
> > > + /* does not boot with supplier set, because it is the bucks
> interrupt parent */
> > > + /* vcc-supply = <&buck4>; */
> > > + };
> > > +
> > > + pmic@25 {
> > > + compatible = "nxp,pca9451a";
> > > + reg = <0x25>;
> > > + interrupt-parent = <&pcal6524>;
> > > + interrupts = <11 IRQ_TYPE_EDGE_FALLING>;
> > > +
> > > + regulators {
> > > +
> > > + buck1: BUCK1 {
> > > + regulator-name = "VDD_SOC_0V8";
> > > + regulator-min-microvolt = <650000>;
> > > + regulator-max-microvolt = <950000>;
> > > + regulator-always-on;
> > > + regulator-boot-on;
> > > + regulator-ramp-delay = <3125>;
> > > + };
> > > +
> > > + buck2: BUCK2 {
> > > + regulator-name = "LPD4_x_VDDQ_0V6";
> > > + regulator-min-microvolt = <600000>;
> > > + regulator-max-microvolt = <670000>;
> > > + regulator-always-on;
> > > + regulator-boot-on;
> > > + regulator-ramp-delay = <3125>;
> > > + };
> > > +
> > > + buck4: BUCK4 {
> > > + regulator-name = "VDD_3V3";
> > > + regulator-min-microvolt = <3300000>;
> > > + regulator-max-microvolt = <3300000>;
> > > + regulator-always-on;
> > > + regulator-boot-on;
> > > + };
> > > +
> > > + buck5: BUCK5 {
> > > + regulator-name = "VDD_1V8";
> > > + regulator-min-microvolt = <1800000>;
> > > + regulator-max-microvolt = <1800000>;
> > > + regulator-always-on;
> > > + regulator-boot-on;
> > > + };
> > > +
> > > + buck6: BUCK6 {
> > > + regulator-name = "LPD4_x_VDD2_1V1";
> > > + regulator-min-microvolt = <1100000>;
> > > + regulator-max-microvolt = <1100000>;
> > > + regulator-always-on;
> > > + regulator-boot-on;
> > > + };
> > > +
> > > + ldo1: LDO1 {
> > > + regulator-name = "NVCC_BBSM_1V8";
> > > + regulator-min-microvolt = <1620000>;
> > > + regulator-max-microvolt = <1980000>;
> > > + regulator-always-on;
> > > + regulator-boot-on;
> > > + };
> > > +
> > > + ldo4: LDO4 {
> > > + regulator-name = "VDD_ANA_0V8";
> > > + regulator-min-microvolt = <800000>;
> > > + regulator-max-microvolt = <840000>;
> > > + regulator-always-on;
> > > + regulator-boot-on;
> > > + };
> > > +
> > > + ldo5: LDO5 {
> > > + regulator-name = "NVCC_SD";
> > > + regulator-min-microvolt = <1800000>;
> > > + regulator-max-microvolt = <3300000>;
> > > + regulator-always-on;
> > > + regulator-boot-on;
> > > + };
> > > + };
> > > + };
> > > +
> > > + eeprom: eeprom@50 {
> > > + compatible = "atmel,24c256";
> > > + reg = <0x50>;
> > > + pagesize = <64>;
> > > + vcc-supply = <&buck4>;
> > > + };
> > > +};
> > > +
> > > +&lpi2c3 {
> > > + clock-frequency = <400000>;
> > > + pinctrl-0 = <&pinctrl_lpi2c3>;
> > > + pinctrl-names = "default";
> > > + status = "okay";
> > > +
> > > + ptn5110: tcpc@50 {
> > > + compatible = "nxp,ptn5110", "tcpci";
> > > + reg = <0x50>;
> > > + interrupt-parent = <&gpio3>;
> > > + interrupts = <27 IRQ_TYPE_LEVEL_LOW>;
> > > +
> > > + typec1_con: connector {
> > > + compatible = "usb-c-connector";
> > > + data-role = "dual";
> > > + label = "USB-C";
> > > + op-sink-microwatt = <15000000>;
> > > + power-role = "dual";
> > > + self-powered;
> > > + sink-pdos = <PDO_FIXED(5000, 3000,
> PDO_FIXED_USB_COMM)
> > > + PDO_VAR(5000, 20000, 3000)>;
> > > + source-pdos = <PDO_FIXED(5000, 3000,
> PDO_FIXED_USB_COMM)>;
> > > + try-power-role = "sink";
> > > +
> > > + ports {
> > > + #address-cells = <1>;
> > > + #size-cells = <0>;
> > > +
> > > + port@0 {
> > > + reg = <0>;
> > > +
> > > + typec1_dr_sw: endpoint {
> > > + remote-endpoint =
> <&usb1_drd_sw>;
> > > + };
> > > + };
> > > + };
> > > + };
> > > + };
> > > +
> > > + pcf2131: rtc@53 {
> > > + compatible = "nxp,pcf2131";
> > > + reg = <0x53>;
> > > + interrupt-parent = <&pcal6524>;
> > > + interrupts = <1 IRQ_TYPE_EDGE_FALLING>;
> > > + };
> > > +};
> > > +
> > > +&lpuart1 { /* console */
> > > + pinctrl-0 = <&pinctrl_uart1>;
> > > + pinctrl-names = "default";
> > > + status = "okay";
> > > +};
> > > +
> > > +&usbotg1 {
> > > + adp-disable;
> > > + disable-over-current;
> > > + dr_mode = "otg";
> > > + hnp-disable;
> > > + srp-disable;
> > > + usb-role-switch;
> > > + samsung,picophy-dc-vol-level-adjust = <7>;
> > > + samsung,picophy-pre-emp-curr-control = <3>;
> > > + status = "okay";
> > > +
> > > + port {
> > > +
> >
> > This white line should probably be removed.
> >
> > > + usb1_drd_sw: endpoint {
> > > + remote-endpoint = <&typec1_dr_sw>;
> > > + };
> > > + };
> > > +};
> > > +
> > > +&usbotg2 {
> > > + disable-over-current;
> > > + dr_mode = "host";
> > > + samsung,picophy-dc-vol-level-adjust = <7>;
> > > + samsung,picophy-pre-emp-curr-control = <3>;
> > > + status = "okay";
> > > +};
> > > +
> > > +&usdhc1 {
> > > + bus-width = <8>;
> > > + non-removable;
> > > + pinctrl-0 = <&pinctrl_usdhc1>;
> > > + pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
> > > + pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
> > > + pinctrl-names = "default", "state_100mhz", "state_200mhz";
> > > + vmmc-supply = <&buck4>;
> > > + status = "okay";
> > > +};
> > > +
> > > +&usdhc2 {
> > > + bus-width = <4>;
> > > + cd-gpios = <&gpio3 00 GPIO_ACTIVE_LOW>;
> > > + no-mmc;
> > > + no-sdio;
> > > + pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
> > > + pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
> > > + pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
> > > + pinctrl-3 = <&pinctrl_usdhc2_sleep>, <&pinctrl_usdhc2_gpio_sleep>;
> > > + pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
> > > + vmmc-supply = <®_usdhc2_vmmc>;
> > > + status = "okay";
> > > +};
> > > +
> > > +&wdog3 {
> > > + pinctrl-names = "default";
> > > + pinctrl-0 = <&pinctrl_wdog>;
> > > + fsl,ext-reset-output;
> > > + status = "okay";
> > > +};
> > > +
> > > +&iomuxc {
> > > +
> > > + pinctrl_eqos: eqosgrp {
> > > + fsl,pins = <
> > > + MX93_PAD_ENET1_MDC__ENET_QOS_MDC
> 0x57e
> > > + MX93_PAD_ENET1_MDIO__ENET_QOS_MDIO
> 0x57e
> > > + MX93_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0
> 0x57e
> > > + MX93_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1
> 0x57e
> > > + MX93_PAD_ENET1_RD2__ENET_QOS_RGMII_RD2
> 0x57e
> > > + MX93_PAD_ENET1_RD3__ENET_QOS_RGMII_RD3
> 0x57e
> > > +
> MX93_PAD_ENET1_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_
> CLK 0x58e
> > > +
> MX93_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL
> 0x57e
> > > + MX93_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0
> 0x57e
> > > + MX93_PAD_ENET1_TD1__ENET_QOS_RGMII_TD1
> 0x57e
> > > + MX93_PAD_ENET1_TD2__ENET_QOS_RGMII_TD2
> 0x57e
> > > + MX93_PAD_ENET1_TD3__ENET_QOS_RGMII_TD3
> 0x57e
> > > +
> MX93_PAD_ENET1_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_
> CLK 0x58e
> > > +
> MX93_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL
> 0x57e
> > > + >;
> > > + };
> > > +
> > > + pinctrl_eqos_sleep: eqossleepgrp {
> > > + fsl,pins = <
> > > + MX93_PAD_ENET1_MDC__GPIO4_IO00
> 0x31e
> > > + MX93_PAD_ENET1_MDIO__GPIO4_IO01
> 0x31e
> > > + MX93_PAD_ENET1_RD0__GPIO4_IO10
> 0x31e
> > > + MX93_PAD_ENET1_RD1__GPIO4_IO11
> 0x31e
> > > + MX93_PAD_ENET1_RD2__GPIO4_IO12
> 0x31e
> > > + MX93_PAD_ENET1_RD3__GPIO4_IO13
> 0x31e
> > > + MX93_PAD_ENET1_RXC__GPIO4_IO09
> 0x31e
> > > + MX93_PAD_ENET1_RX_CTL__GPIO4_IO08
> 0x31e
> > > + MX93_PAD_ENET1_TD0__GPIO4_IO05
> 0x31e
> > > + MX93_PAD_ENET1_TD1__GPIO4_IO04
> 0x31e
> > > + MX93_PAD_ENET1_TD2__GPIO4_IO03
> 0x31e
> > > + MX93_PAD_ENET1_TD3__GPIO4_IO02
> 0x31e
> > > + MX93_PAD_ENET1_TXC__GPIO4_IO07
> 0x31e
> > > + MX93_PAD_ENET1_TX_CTL__GPIO4_IO06
> 0x31e
> > > + >;
> > > + };
> > > +
> > > + pinctrl_fec: fecgrp {
> > > + fsl,pins = <
> > > + MX93_PAD_ENET2_MDC__ENET1_MDC
> 0x57e
> > > + MX93_PAD_ENET2_MDIO__ENET1_MDIO
> 0x57e
> > > + MX93_PAD_ENET2_RD0__ENET1_RGMII_RD0
> 0x57e
> > > + MX93_PAD_ENET2_RD1__ENET1_RGMII_RD1
> 0x57e
> > > + MX93_PAD_ENET2_RD2__ENET1_RGMII_RD2
> 0x57e
> > > + MX93_PAD_ENET2_RD3__ENET1_RGMII_RD3
> 0x57e
> > > + MX93_PAD_ENET2_RXC__ENET1_RGMII_RXC
> 0x58e
> > > + MX93_PAD_ENET2_RX_CTL__ENET1_RGMII_RX_CTL
> 0x57e
> > > + MX93_PAD_ENET2_TD0__ENET1_RGMII_TD0
> 0x57e
> > > + MX93_PAD_ENET2_TD1__ENET1_RGMII_TD1
> 0x57e
> > > + MX93_PAD_ENET2_TD2__ENET1_RGMII_TD2
> 0x57e
> > > + MX93_PAD_ENET2_TD3__ENET1_RGMII_TD3
> 0x57e
> > > + MX93_PAD_ENET2_TXC__ENET1_RGMII_TXC
> 0x58e
> > > + MX93_PAD_ENET2_TX_CTL__ENET1_RGMII_TX_CTL
> 0x57e
> > > + >;
> > > + };
> > > +
> > > + pinctrl_fec_sleep: fecsleepgrp {
> > > + fsl,pins = <
> > > + MX93_PAD_ENET2_MDC__GPIO4_IO14
> 0x51e
> > > + MX93_PAD_ENET2_MDIO__GPIO4_IO15
> 0x51e
> > > + MX93_PAD_ENET2_RD0__GPIO4_IO24
> 0x51e
> > > + MX93_PAD_ENET2_RD1__GPIO4_IO25
> 0x51e
> > > + MX93_PAD_ENET2_RD2__GPIO4_IO26
> 0x51e
> > > + MX93_PAD_ENET2_RD3__GPIO4_IO27
> 0x51e
> > > + MX93_PAD_ENET2_RXC__GPIO4_IO23
> 0x51e
> > > + MX93_PAD_ENET2_RX_CTL__GPIO4_IO22
> 0x51e
> > > + MX93_PAD_ENET2_TD0__GPIO4_IO19
> 0x51e
> > > + MX93_PAD_ENET2_TD1__GPIO4_IO18
> 0x51e
> > > + MX93_PAD_ENET2_TD2__GPIO4_IO17
> 0x51e
> > > + MX93_PAD_ENET2_TD3__GPIO4_IO16
> 0x51e
> > > + MX93_PAD_ENET2_TXC__GPIO4_IO21
> 0x51e
> > > + MX93_PAD_ENET2_TX_CTL__GPIO4_IO20
> 0x51e
> > > + >;
> > > + };
> > > +
> > > + pinctrl_flexcan2: flexcan2grp {
> > > + fsl,pins = <
> > > + MX93_PAD_GPIO_IO25__CAN2_TX
> 0x139e
> > > + MX93_PAD_GPIO_IO27__CAN2_RX
> 0x139e
> > > + >;
> > > + };
> > > +
> > > + pinctrl_lpi2c1: lpi2c1grp {
> > > + fsl,pins = <
> > > + MX93_PAD_I2C1_SCL__LPI2C1_SCL
> 0x40000b9e
> > > + MX93_PAD_I2C1_SDA__LPI2C1_SDA
> 0x40000b9e
> > > + >;
> > > + };
> > > +
> > > + pinctrl_lpi2c2: lpi2c2grp {
> > > + fsl,pins = <
> > > + MX93_PAD_I2C2_SCL__LPI2C2_SCL
> 0x40000b9e
> > > + MX93_PAD_I2C2_SDA__LPI2C2_SDA
> 0x40000b9e
> > > + >;
> > > + };
> > > +
> > > + pinctrl_lpi2c3: lpi2c3grp {
> > > + fsl,pins = <
> > > + MX93_PAD_GPIO_IO28__LPI2C3_SDA
> 0x40000b9e
> > > + MX93_PAD_GPIO_IO29__LPI2C3_SCL
> 0x40000b9e
> > > + >;
> > > + };
> > > +
> > > + pinctrl_pcal6524: pcal6524grp {
> > > + fsl,pins = <
> > > + MX93_PAD_CCM_CLKO2__GPIO3_IO27
> 0x31e
> > > + >;
> > > + };
> > > +
> > > + pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
> > > + fsl,pins = <
> > > + MX93_PAD_SD2_RESET_B__GPIO3_IO07
> 0x31e
> > > + >;
> > > + };
> > > +
> > > + pinctrl_uart1: uart1grp {
> > > + fsl,pins = <
> > > + MX93_PAD_UART1_RXD__LPUART1_RX
> 0x31e
> > > + MX93_PAD_UART1_TXD__LPUART1_TX
> 0x31e
> > > + >;
> > > + };
> > > +
> > > + /* need to config the SION for data and cmd pad, refer to ERR052021
> */
> > > + pinctrl_usdhc1: usdhc1grp {
> > > + fsl,pins = <
> > > + MX93_PAD_SD1_CLK__USDHC1_CLK
> 0x1582
> > > + MX93_PAD_SD1_CMD__USDHC1_CMD
> 0x40001382
> > > + MX93_PAD_SD1_DATA0__USDHC1_DATA0
> 0x40001382
> > > + MX93_PAD_SD1_DATA1__USDHC1_DATA1
> 0x40001382
> > > + MX93_PAD_SD1_DATA2__USDHC1_DATA2
> 0x40001382
> > > + MX93_PAD_SD1_DATA3__USDHC1_DATA3
> 0x40001382
> > > + MX93_PAD_SD1_DATA4__USDHC1_DATA4
> 0x40001382
> > > + MX93_PAD_SD1_DATA5__USDHC1_DATA5
> 0x40001382
> > > + MX93_PAD_SD1_DATA6__USDHC1_DATA6
> 0x40001382
> > > + MX93_PAD_SD1_DATA7__USDHC1_DATA7
> 0x40001382
> > > + MX93_PAD_SD1_STROBE__USDHC1_STROBE
> 0x1582
> > > + >;
> > > + };
> > > +
> > > + /* need to config the SION for data and cmd pad, refer to ERR052021
> */
> > > + pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
> > > + fsl,pins = <
> > > + MX93_PAD_SD1_CLK__USDHC1_CLK
> 0x158e
> > > + MX93_PAD_SD1_CMD__USDHC1_CMD
> 0x4000138e
> > > + MX93_PAD_SD1_DATA0__USDHC1_DATA0
> 0x4000138e
> > > + MX93_PAD_SD1_DATA1__USDHC1_DATA1
> 0x4000138e
> > > + MX93_PAD_SD1_DATA2__USDHC1_DATA2
> 0x4000138e
> > > + MX93_PAD_SD1_DATA3__USDHC1_DATA3
> 0x4000138e
> > > + MX93_PAD_SD1_DATA4__USDHC1_DATA4
> 0x4000138e
> > > + MX93_PAD_SD1_DATA5__USDHC1_DATA5
> 0x4000138e
> > > + MX93_PAD_SD1_DATA6__USDHC1_DATA6
> 0x4000138e
> > > + MX93_PAD_SD1_DATA7__USDHC1_DATA7
> 0x4000138e
> > > + MX93_PAD_SD1_STROBE__USDHC1_STROBE
> 0x158e
> > > + >;
> > > + };
> > > +
> > > + /* need to config the SION for data and cmd pad, refer to ERR052021
> */
> > > + pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
> > > + fsl,pins = <
> > > + MX93_PAD_SD1_CLK__USDHC1_CLK
> 0x15fe
> > > + MX93_PAD_SD1_CMD__USDHC1_CMD
> 0x400013fe
> > > + MX93_PAD_SD1_DATA0__USDHC1_DATA0
> 0x400013fe
> > > + MX93_PAD_SD1_DATA1__USDHC1_DATA1
> 0x400013fe
> > > + MX93_PAD_SD1_DATA2__USDHC1_DATA2
> 0x400013fe
> > > + MX93_PAD_SD1_DATA3__USDHC1_DATA3
> 0x400013fe
> > > + MX93_PAD_SD1_DATA4__USDHC1_DATA4
> 0x400013fe
> > > + MX93_PAD_SD1_DATA5__USDHC1_DATA5
> 0x400013fe
> > > + MX93_PAD_SD1_DATA6__USDHC1_DATA6
> 0x400013fe
> > > + MX93_PAD_SD1_DATA7__USDHC1_DATA7
> 0x400013fe
> > > + MX93_PAD_SD1_STROBE__USDHC1_STROBE
> 0x15fe
> > > + >;
> > > + };
> > > +
> > > + pinctrl_usdhc2_gpio: usdhc2gpiogrp {
> > > + fsl,pins = <
> > > + MX93_PAD_SD2_CD_B__GPIO3_IO00 0x31e
> > > + >;
> > > + };
> > > +
> > > + pinctrl_usdhc2_gpio_sleep: usdhc2gpiosleepgrp {
> > > + fsl,pins = <
> > > + MX93_PAD_SD2_CD_B__GPIO3_IO00 0x51e
> > > + >;
> > > + };
> > > +
> > > + /* need to config the SION for data and cmd pad, refer to ERR052021
> */
> > > + pinctrl_usdhc2: usdhc2grp {
> > > + fsl,pins = <
> > > + MX93_PAD_SD2_CLK__USDHC2_CLK
> 0x1582
> > > + MX93_PAD_SD2_CMD__USDHC2_CMD
> 0x40001382
> > > + MX93_PAD_SD2_DATA0__USDHC2_DATA0
> 0x40001382
> > > + MX93_PAD_SD2_DATA1__USDHC2_DATA1
> 0x40001382
> > > + MX93_PAD_SD2_DATA2__USDHC2_DATA2
> 0x40001382
> > > + MX93_PAD_SD2_DATA3__USDHC2_DATA3
> 0x40001382
> > > + MX93_PAD_SD2_VSELECT__USDHC2_VSELECT 0x51e
> > > + >;
> > > + };
> > > +
> > > + /* need to config the SION for data and cmd pad, refer to ERR052021
> */
> > > + pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
> > > + fsl,pins = <
> > > + MX93_PAD_SD2_CLK__USDHC2_CLK
> 0x158e
> > > + MX93_PAD_SD2_CMD__USDHC2_CMD
> 0x4000138e
> > > + MX93_PAD_SD2_DATA0__USDHC2_DATA0
> 0x4000138e
> > > + MX93_PAD_SD2_DATA1__USDHC2_DATA1
> 0x4000138e
> > > + MX93_PAD_SD2_DATA2__USDHC2_DATA2
> 0x4000138e
> > > + MX93_PAD_SD2_DATA3__USDHC2_DATA3
> 0x4000138e
> > > + MX93_PAD_SD2_VSELECT__USDHC2_VSELECT 0x51e
> > > + >;
> > > + };
> > > +
> > > + /* need to config the SION for data and cmd pad, refer to ERR052021
> */
> > > + pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
> > > + fsl,pins = <
> > > + MX93_PAD_SD2_CLK__USDHC2_CLK
> 0x15fe
> > > + MX93_PAD_SD2_CMD__USDHC2_CMD
> 0x400013fe
> > > + MX93_PAD_SD2_DATA0__USDHC2_DATA0
> 0x400013fe
> > > + MX93_PAD_SD2_DATA1__USDHC2_DATA1
> 0x400013fe
> > > + MX93_PAD_SD2_DATA2__USDHC2_DATA2
> 0x400013fe
> > > + MX93_PAD_SD2_DATA3__USDHC2_DATA3
> 0x400013fe
> > > + MX93_PAD_SD2_VSELECT__USDHC2_VSELECT 0x51e
> > > + >;
> > > + };
> > > +
> > > + pinctrl_usdhc2_sleep: usdhc2-sleepgrp {
> > > + fsl,pins = <
> > > + MX93_PAD_SD2_CLK__GPIO3_IO01 0x51e
> > > + MX93_PAD_SD2_CMD__GPIO3_IO02 0x51e
> > > + MX93_PAD_SD2_DATA0__GPIO3_IO03
> 0x51e
> > > + MX93_PAD_SD2_DATA1__GPIO3_IO04
> 0x51e
> > > + MX93_PAD_SD2_DATA2__GPIO3_IO05
> 0x51e
> > > + MX93_PAD_SD2_DATA3__GPIO3_IO06
> 0x51e
> > > + MX93_PAD_SD2_VSELECT__GPIO3_IO19 0x51e
> > > + >;
> > > + };
> > > +
> > > + pinctrl_wdog: wdoggrp {
> > > + fsl,pins = <
> > > + MX93_PAD_WDOG_ANY__WDOG1_WDOG_ANY
> 0x31e
> > > + >;
> > > + };
> > > +};
> > >
> > >
> >
> >
> > Just FYI: there is a open bug on v6.18-rc2 which prevent the Bluetooth
> > chip to work correctly. Just a heads up, as I wasted some _hours_ chasing it
> yesterday:
> >
> > https://eur01.safelinks.protection.outlook.com/?url=https%3A%2F%2Flore
> > .kernel.org%2Fall%2F6837167.ZASKD2KPVS%40fedora.fritz.box%2F&data=
> 05%7
> >
> C02%7Cqijian.guo%40nxp.com%7C51468e73709542a6053f08de201a616f%7C6
> 86ea1
> >
> d3bc2b4c6fa92cd99c5c301635%7C0%7C0%7C638983494907849056%7CUnkno
> wn%7CTW
> >
> FpbGZsb3d8eyJFbXB0eU1hcGkiOnRydWUsIlYiOiIwLjAuMDAwMCIsIlAiOiJXa
> W4zMiIs
> >
> IkFOIjoiTWFpbCIsIldUIjoyfQ%3D%3D%7C0%7C%7C%7C&sdata=IHZxgaznT%2
> BaZnx6u
> > KrXN%2B6wuTHWkC8xeG2Wt9Ijepvs%3D&reserved=0
> >
> >
> > Thank you!
> >
> > Regards,
> > Francesco
> >
> >
> >
> >
Powered by blists - more mailing lists