linux-kernel - Re: [PATCH 01/19] clk: renesas: r9a09g047: Add RSCI clocks/resets

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <CAMuHMdUxyg=ky8MhRVhsFBpkEGfZ+TxmAZTbt0V=BvARz1Q2Kg@mail.gmail.com>
Date: Thu, 13 Nov 2025 20:39:03 +0100
From: Geert Uytterhoeven <geert@...ux-m68k.org>
To: Biju Das <biju.das.jz@...renesas.com>
Cc: Michael Turquette <mturquette@...libre.com>, Stephen Boyd <sboyd@...nel.org>, 
	"linux-renesas-soc@...r.kernel.org" <linux-renesas-soc@...r.kernel.org>, 
	"linux-clk@...r.kernel.org" <linux-clk@...r.kernel.org>, 
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>, 
	Prabhakar Mahadev Lad <prabhakar.mahadev-lad.rj@...renesas.com>, 
	"biju.das.au" <biju.das.au@...il.com>
Subject: Re: [PATCH 01/19] clk: renesas: r9a09g047: Add RSCI clocks/resets

Hi Biju,

On Thu, 13 Nov 2025 at 20:35, Biju Das <biju.das.jz@...renesas.com> wrote:
> > From: Geert Uytterhoeven <geert@...ux-m68k.org>
> > On Mon, 27 Oct 2025 at 16:46, Biju Das <biju.das.jz@...renesas.com> wrote:
> > > Add RSCI clock and reset entries.
> > >
> > > Signed-off-by: Biju Das <biju.das.jz@...renesas.com>
> >
> > > --- a/drivers/clk/renesas/r9a09g047-cpg.c
> > > +++ b/drivers/clk/renesas/r9a09g047-cpg.c
> > > @@ -218,6 +224,106 @@ static const struct rzv2h_mod_clk r9a09g047_mod_clks[] __initconst = {
> > >                                                 BUS_MSTOP(5, BIT(13))),
> > >         DEF_MOD("wdt_3_clk_loco",               CLK_QEXTAL, 5, 2, 2, 18,
> > >                                                 BUS_MSTOP(5,
> > > BIT(13))),
> > > +       DEF_MOD("rsci0_pclk",                   CLK_PLLCM33_DIV16, 5, 13, 2, 29,
> > > +                                               BUS_MSTOP(11, BIT(3))),
> > > +       DEF_MOD("rsci0_tclk",                   CLK_PLLCM33_DIV16, 5, 14, 2, 30,
> > > +                                               BUS_MSTOP(11,
> > > + BIT(3))),
> >
> > According to both the clock list and the clock system diagram, the parent clock of rsciN_pclk and
> > rsciN_tclk is CLK_PLLCLN_DIV16?
>
> Thanks, you are correct, I will fix this in next version.

Thanks for confirming!
I will fix it while applying, i.e. will queue in renesas-clk for v6.19.

Gr{oetje,eeting}s,

                        Geert

-- 
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@...ux-m68k.org

In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
                                -- Linus Torvalds