linux-kernel - Re: [PATCH v11 10/10] arm64: dts: cix: Enable PCIe on the Orion O6 board

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <43qyfkyaiq2xnp5wlu7aw4h6misa2ksh77ya2g4ue3hkxr45ru@yeghcl7gntby>
Date: Fri, 14 Nov 2025 23:11:11 +0530
From: Manivannan Sadhasivam <mani@...nel.org>
To: hans.zhang@...tech.com
Cc: bhelgaas@...gle.com, helgaas@...nel.org, lpieralisi@...nel.org, 
	kw@...ux.com, robh@...nel.org, kwilczynski@...nel.org, krzk+dt@...nel.org, 
	conor+dt@...nel.org, mpillai@...ence.com, fugang.duan@...tech.com, 
	guoyin.chen@...tech.com, peter.chen@...tech.com, cix-kernel-upstream@...tech.com, 
	linux-pci@...r.kernel.org, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH v11 10/10] arm64: dts: cix: Enable PCIe on the Orion O6
 board

On Sat, Nov 08, 2025 at 10:03:05PM +0800, hans.zhang@...tech.com wrote:
> From: Hans Zhang <hans.zhang@...tech.com>
> 
> Add PCIe RC support on Orion O6 board.
> 
> The Orion O6 board includes multiple PCIe root complexes. The current
> device tree configuration enables detection and basic operation of PCIe
> endpoints on this platform.
> 
> GPIO and pinctrl subsystems for this platform are not yet ready for
> upstream inclusion. Consequently, attributes such as reset-gpios and
> pinctrl configurations are temporarily omitted from the PCIe node
> definitions.
> 
> Endpoint detection and functionality are confirmed to be operational with
> this basic configuration. The missing GPIO and pinctrl support will be
> added incrementally in future patches as the dependent subsystems become
> available upstream.
> 
> Signed-off-by: Hans Zhang <hans.zhang@...tech.com>

Acked-by: Manivannan Sadhasivam <mani@...nel.org>

- Mani

> ---
> Dear Krzysztof and Mani,
> 
> Due to the fact that the GPIO, PINCTRL and other modules of our platform are
> not yet ready for upstream. Attributes that PCIe depends on, such as reset-gpios
> and pinctrl*, have not been added for the time being. It will be added gradually
> in the future.
> 
> The following are Arnd's previous comments. We can go to upsteam separately.
> https://lore.kernel.org/all/422deb4d-db29-48c1-b0c9-7915951df500@app.fastmail.com/
> 
> 
> The following are the situations of five PCIe controller enumeration devices.
> 
> root@...-localhost:~# uname -a
> Linux cix-localhost 6.18.0-rc4-00010-g0f5b0f23abef #237 SMP PREEMPT Sat Nov  8 21:47:44 CST 2025 aarch64 GNU/Linux
> root@...-localhost:~#
> root@...-localhost:~# lspci
> 0000:c0:00.0 PCI bridge: Device 1f6c:0001
> 0000:c1:00.0 Ethernet controller: Realtek Semiconductor Co., Ltd. Device 8126 (rev 01)
> 0001:90:00.0 PCI bridge: Device 1f6c:0001
> 0001:91:00.0 Non-Volatile memory controller: Samsung Electronics Co Ltd NVMe SSD Controller S4LV008[Pascal]
> 0002:60:00.0 PCI bridge: Device 1f6c:0001
> 0002:61:00.0 Network controller: Realtek Semiconductor Co., Ltd. RTL8852BE PCIe 802.11ax Wireless Network Controller
> 0003:00:00.0 PCI bridge: Device 1f6c:0001
> 0003:01:00.0 Ethernet controller: Realtek Semiconductor Co., Ltd. Device 8126 (rev 01)
> 0004:30:00.0 PCI bridge: Device 1f6c:0001
> 0004:31:00.0 Ethernet controller: Realtek Semiconductor Co., Ltd. Device 8126 (rev 01)
> ---
>  arch/arm64/boot/dts/cix/sky1-orion-o6.dts | 20 ++++++++++++++++++++
>  1 file changed, 20 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/cix/sky1-orion-o6.dts b/arch/arm64/boot/dts/cix/sky1-orion-o6.dts
> index d74964d53c3b..be3ec4f5d11e 100644
> --- a/arch/arm64/boot/dts/cix/sky1-orion-o6.dts
> +++ b/arch/arm64/boot/dts/cix/sky1-orion-o6.dts
> @@ -34,6 +34,26 @@ linux,cma {
>  
>  };
>  
> +&pcie_x8_rc {
> +	status = "okay";
> +};
> +
> +&pcie_x4_rc {
> +	status = "okay";
> +};
> +
> +&pcie_x2_rc {
> +	status = "okay";
> +};
> +
> +&pcie_x1_0_rc {
> +	status = "okay";
> +};
> +
> +&pcie_x1_1_rc {
> +	status = "okay";
> +};
> +
>  &uart2 {
>  	status = "okay";
>  };
> -- 
> 2.49.0
> 

-- 
மணிவண்ணன் சதாசிவம்