[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <8a2f9708-6f3e-4c4b-942a-8df7b4d6e127@oss.qualcomm.com>
Date: Mon, 17 Nov 2025 13:44:18 +0100
From: Konrad Dybcio <konrad.dybcio@....qualcomm.com>
To: Mohammad Rafi Shaik <mohammad.rafi.shaik@....qualcomm.com>,
Bjorn Andersson <andersson@...nel.org>,
Linus Walleij <linus.walleij@...aro.org>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley
<conor+dt@...nel.org>,
Srinivas Kandagatla <srinivas.kandagatla@....qualcomm.com>
Cc: linux-arm-msm@...r.kernel.org, linux-gpio@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
kernel@....qualcomm.com, ajay.nandam@....qualcomm.com,
ravi.hothi@....qualcomm.com
Subject: Re: [PATCH v1 1/2] dt-bindings: pinctrl:
qcom,sa8775p-lpass-lpi-pinctrl: Add SA8775P LPASS pinctrl
On 11/16/25 6:16 PM, Mohammad Rafi Shaik wrote:
> Add bindings for the pin controller in Low Power Audio SubSystem (LPASS)
> of Qualcomm SA8775P SoC.
>
> Signed-off-by: Mohammad Rafi Shaik <mohammad.rafi.shaik@....qualcomm.com>
> ---
> .../qcom,sa8775p-lpass-lpi-pinctrl.yaml | 106 ++++++++++++++++++
> 1 file changed, 106 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/pinctrl/qcom,sa8775p-lpass-lpi-pinctrl.yaml
>
> diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sa8775p-lpass-lpi-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,sa8775p-lpass-lpi-pinctrl.yaml
> new file mode 100644
> index 000000000000..01a56dbeaeff
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/pinctrl/qcom,sa8775p-lpass-lpi-pinctrl.yaml
> @@ -0,0 +1,106 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/pinctrl/qcom,sa8775p-lpass-lpi-pinctrl.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Qualcomm SA8775P SoC LPASS LPI TLMM
> +
> +maintainers:
> + - Srinivas Kandagatla <srinivas.kandagatla@....qualcomm.com>
> +
> +description:
> + Top Level Mode Multiplexer pin controller in the Low Power Audio SubSystem
> + (LPASS) Low Power Island (LPI) of Qualcomm SA8775P SoC.
> +
> +properties:
> + compatible:
> + const: qcom,sa8775p-lpass-lpi-pinctrl
Are the mappings the same for monaco? You can preemptively add the
compatible here too, if so
Konrad
Powered by blists - more mailing lists