[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <xucvtz75jqhnxlfsxceapa4leal3qj4z2zrulx4ucvrcqonnt6@ff7jkcg4obhn>
Date: Thu, 20 Nov 2025 13:52:36 +0200
From: Abel Vesa <abel.vesa@...aro.org>
To: Taniya Das <taniya.das@....qualcomm.com>
Cc: Bjorn Andersson <andersson@...nel.org>,
Michael Turquette <mturquette@...libre.com>, Stephen Boyd <sboyd@...nel.org>,
Rajendra Nayak <quic_rjendra@...cinc.com>, Konrad Dybcio <konradybcio@...nel.org>,
Sibi Sankar <sibi.sankar@....qualcomm.com>, Ajit Pandey <ajit.pandey@....qualcomm.com>,
Imran Shaik <imran.shaik@....qualcomm.com>, Jagadeesh Kona <jagadeesh.kona@....qualcomm.com>,
Bryan O'Donoghue <bryan.odonoghue@...aro.org>, linux-arm-msm@...r.kernel.org, linux-clk@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH] clk: qcom: gcc-x1e80100: Use BRANCH_HALT_DELAY for UFS
PHY symbol
On 25-11-19 23:23:03, Taniya Das wrote:
> Switch the halt_check method from BRANCH_HALT to BRANCH_HALT_DELAY for
> gcc_ufs_phy_rx_symbol_0_clk, gcc_ufs_phy_rx_symbol_1_clk, and
> gcc_ufs_phy_tx_symbol_0_clk. These clocks are externally sourced and do
> not require polling for halt status.
>
> Fixes: 161b7c401f4b ("clk: qcom: Add Global Clock controller (GCC) driver for X1E80100")
> Signed-off-by: Taniya Das <taniya.das@....qualcomm.com>
Reviewed-by: Abel Vesa <abel.vesa@...aro.org>
Powered by blists - more mailing lists