[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20251121160842.371922-4-biju.das.jz@bp.renesas.com>
Date: Fri, 21 Nov 2025 16:08:10 +0000
From: Biju <biju.das.au@...il.com>
To: Geert Uytterhoeven <geert+renesas@...der.be>,
Linus Walleij <linus.walleij@...aro.org>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Magnus Damm <magnus.damm@...il.com>
Cc: Biju Das <biju.das.jz@...renesas.com>,
linux-renesas-soc@...r.kernel.org,
linux-gpio@...r.kernel.org,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
Prabhakar Mahadev Lad <prabhakar.mahadev-lad.rj@...renesas.com>,
Biju Das <biju.das.au@...il.com>
Subject: [PATCH v8 03/15] dt-bindings: pinctrl: rzg2l-poeg: Document renesas,poeg-config property
From: Biju Das <biju.das.jz@...renesas.com>
Document renesas,poeg-config optional property.
The output pins of the general PWM timer (GPT) can be disabled by using
the port output enabling function for the GPT (POEG). The HW supports
following ways to disable the output pins.
1) Pin output disable by input level detection of the GTETRG{A..D} pins
2) Output disable request from the GPT
3) Pin output disable by user control
Acked-by: Linus Walleij <linus.walleij@...aro.org>
Acked-by: Rob Herring <robh@...nel.org>
Signed-off-by: Biju Das <biju.das.jz@...renesas.com>
---
v7->v8:
* Add ack from Rob and Linus Walleij.
v7:
* New patch
---
.../bindings/pinctrl/renesas,rzg2l-poeg.yaml | 16 ++++++++++++++++
1 file changed, 16 insertions(+)
diff --git a/Documentation/devicetree/bindings/pinctrl/renesas,rzg2l-poeg.yaml b/Documentation/devicetree/bindings/pinctrl/renesas,rzg2l-poeg.yaml
index ab2d456c93e4..ae027a490206 100644
--- a/Documentation/devicetree/bindings/pinctrl/renesas,rzg2l-poeg.yaml
+++ b/Documentation/devicetree/bindings/pinctrl/renesas,rzg2l-poeg.yaml
@@ -57,6 +57,21 @@ properties:
<2> : POEG group C
<3> : POEG group D
+ renesas,poeg-config:
+ $ref: /schemas/types.yaml#/definitions/uint32
+ enum: [ 1, 2, 4, 6, 8, 10, 12, 14, 16 ]
+ description: |
+ POEG Configuration. Valid values are:
+ <1> : User control
+ <2> : GPT both output high
+ <4> : GPT both output low
+ <6> : GPT both output high + GPT both output low
+ <8> : GPT dead time error
+ <10> : GPT both output high + GPT dead time error
+ <12> : GPT both output low + GPT dead time error
+ <14> : GPT both output {high, low} + GPT dead time error
+ <16> : External pin control
+
required:
- compatible
- reg
@@ -83,4 +98,5 @@ examples:
resets = <&cpg R9A07G044_POEG_D_RST>;
renesas,poeg-id = <3>;
renesas,gpt = <&gpt>;
+ renesas,poeg-config = <1>;
};
--
2.43.0
Powered by blists - more mailing lists