[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <612b2b3e-9da6-4bbc-8058-a6c025d76729@kernel.org>
Date: Sat, 13 Dec 2025 04:20:04 +0100
From: Krzysztof Kozlowski <krzk@...nel.org>
To: hangsuan.wang@...era.com, linux-kernel <linux-kernel@...r.kernel.org>,
devicetree <devicetree@...r.kernel.org>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley
<conor+dt@...nel.org>, Florian Fainelli <florian.fainelli@...adcom.com>,
Thierry Reding <treding@...dia.com>, Lee Jones <lee@...nel.org>,
Romain Gantois <romain.gantois@...tlin.com>,
Andrea della Porta <andrea.porta@...e.com>,
Andrei Simion <andrei.simion@...rochip.com>,
Dinh Nguyen <dinguyen@...nel.org>, Mahesh Rao <mahesh.rao@...era.com>
Cc: Marek <marex@...x.de>, Simon <simon.k.r.goldschmidt@...il.com>,
linux-drivers-review@...era.com,
Muhammad Amirul Asyraf Mohamad Jamian
<muhammad.amirul.asyraf.mohamad.jamian@...era.com>,
Khairul Anuar Romli <khairul.anuar.romli@...era.com>
Subject: Re: [PATCH 1/4] dt-bindings: misc: agilex5-soc-fcs-config: Add
binding
On 12/12/2025 12:35, hangsuan.wang@...era.com wrote:
> From: "Wang, Hang Suan" <hangsuan.wang@...era.com>
>
> Soc/Hardware FPGA crypto services (fcs) by ensuring optimal performance,
> secure isolation, and robust system management. This will allow dedicated
> system resources to communicate with the high-speed FPGA hardware without
> interruption or software overhead.
>
> This results in faster, more secure, and consistent cryptographic
> operations compared to running the services entirely on the
> general-purpose CPU.
>
You don't have resources there, so that's not a real device... And above
explanation does not help me at all. Please carefully read slides for
DTS 101 talk and writing bindings doc.
Best regards,
Krzysztof
Powered by blists - more mailing lists