lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <176606559331.6520.4498279930581822500.b4-ty@oss.qualcomm.com>
Date: Thu, 18 Dec 2025 14:46:48 +0100
From: Bartosz Golaszewski <bartosz.golaszewski@....qualcomm.com>
To: LKML <linux-kernel@...r.kernel.org>, Stafford Horne <shorne@...il.com>
Cc: Bartosz Golaszewski <bartosz.golaszewski@....qualcomm.com>,
        Linux OpenRISC <linux-openrisc@...r.kernel.org>
Subject: Re: (subset) [PATCH v2 0/5] OpenRISC de0 nano single and multicore boards


On Wed, 17 Dec 2025 08:08:26 +0000, Stafford Horne wrote:
> Since v1:
>  - Use proper schema in gpio-mmio suggsted by Conor Dooley
>  - Remove 0 clock-frequency definitions in dtsi file
> 
> The patches add support for OpenRISC systems running on the De0 Nano FPGA
> development board.  We have two SoCs which are available here:
> 
> [...]

Tweaked the commit message a bit and applied, thanks!

[1/5] dt-bindings: Add compatible string opencores,gpio to gpio-mmio
      commit: f48b5e8bc2e1344f588cc730082aed6ccc5a6b3e

Best regards,
-- 
Bartosz Golaszewski <bartosz.golaszewski@....qualcomm.com>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ