| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID:
<PN3P287MB1829A7B4AA56CBF22F758AAC8BB6A@PN3P287MB1829.INDP287.PROD.OUTLOOK.COM>
Date: Sat, 20 Dec 2025 06:01:43 +0000
From: Tarang Raval <tarang.raval@...iconsignals.io>
To: Mehdi Djait <mehdi.djait@...ux.intel.com>, Himanshu Bhavani
<himanshu.bhavani@...iconsignals.io>
CC: "robh@...nel.org" <robh@...nel.org>, "krzk+dt@...nel.org"
<krzk+dt@...nel.org>, "sakari.ailus@...ux.intel.com"
<sakari.ailus@...ux.intel.com>, Elgin Perumbilly
<elgin.perumbilly@...iconsignals.io>, Vladimir Zapolskiy
<vladimir.zapolskiy@...aro.org>, Mauro Carvalho Chehab <mchehab@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, Hans Verkuil <hverkuil@...nel.org>, Hans
de Goede <hansg@...nel.org>, Laurent Pinchart
<laurent.pinchart@...asonboard.com>, André Apitzsch
<git@...tzsch.eu>, Benjamin Mugnier <benjamin.mugnier@...s.st.com>, Sylvain
Petinot <sylvain.petinot@...s.st.com>, Dongcheng Yan
<dongcheng.yan@...el.com>, Svyatoslav Ryhel <clamor95@...il.com>, Jingjing
Xiong <jingjing.xiong@...el.com>, Heimir Thor Sverrisson
<heimir.sverrisson@...il.com>, "linux-media@...r.kernel.org"
<linux-media@...r.kernel.org>, "devicetree@...r.kernel.org"
<devicetree@...r.kernel.org>, "linux-kernel@...r.kernel.org"
<linux-kernel@...r.kernel.org>
Subject: Re: [PATCH v6 2/2] media: i2c: add os05b10 image sensor driver
Hi Mehdi,
> > Add a v4l2 subdevice driver for the Omnivision OS05B10 sensor.
> >
> > The Omnivision OS05B10 image sensor with an active
> > array size of 2592 x 1944.
> >
> > The following features are supported:
> > - Manual exposure an gain control support
> > - vblank/hblank control support
> > - Supported resolution: 2592 x 1944 @ 60fps (SBGGR10)
> >
> > Co-developed-by: Elgin Perumbilly <elgin.perumbilly@...iconsignals.io>
> > Signed-off-by: Elgin Perumbilly <elgin.perumbilly@...iconsignals.io>
> > Signed-off-by: Himanshu Bhavani <himanshu.bhavani@...iconsignals.io>
> > Reviewed-by: Vladimir Zapolskiy <vladimir.zapolskiy@...aro.org>
>
> [...]
>
> > +static const struct cci_reg_sequence os05b10_common_regs[] = {
> > + { CCI_REG8(0x0301), 0x44 },
> > + { CCI_REG8(0x0303), 0x02 },
> > + { CCI_REG8(0x0305), 0x32 },
> > + { CCI_REG8(0x0306), 0x00 },
> > + { CCI_REG8(0x0325), 0x3b },
> > + { CCI_REG8(0x3002), 0x21 },
> > + { CCI_REG8(0x3016), 0x72 },
> > + { CCI_REG8(0x301e), 0xb4 },
> > + { CCI_REG8(0x301f), 0xd0 },
> > + { CCI_REG8(0x3021), 0x03 },
> > + { CCI_REG8(0x3022), 0x01 },
> > + { CCI_REG8(0x3107), 0xa1 },
> > + { CCI_REG8(0x3108), 0x7d },
> > + { CCI_REG8(0x3109), 0xfc },
> > + { CCI_REG8(0x3500), 0x00 },
> > + { CCI_REG8(0x3501), 0x07 },
> > + { CCI_REG8(0x3502), 0xb6 },
> > + { CCI_REG8(0x3503), 0x88 },
> > + { CCI_REG8(0x3508), 0x00 },
> > + { CCI_REG8(0x3509), 0x80 },
> > + { CCI_REG8(0x350a), 0x04 },
> > + { CCI_REG8(0x350b), 0x00 },
> > + { CCI_REG8(0x350c), 0x00 },
> > + { CCI_REG8(0x350d), 0x80 },
> > + { CCI_REG8(0x350e), 0x04 },
> > + { CCI_REG8(0x350f), 0x00 },
> > + { CCI_REG8(0x3510), 0x00 },
> > + { CCI_REG8(0x3511), 0x00 },
> > + { CCI_REG8(0x3512), 0x20 },
> > + { CCI_REG8(0x3600), 0x4d },
> > + { CCI_REG8(0x3601), 0x08 },
> > + { CCI_REG8(0x3610), 0x87 },
> > + { CCI_REG8(0x3611), 0x24 },
> > + { CCI_REG8(0x3614), 0x4c },
> > + { CCI_REG8(0x3620), 0x0c },
> > + { CCI_REG8(0x3632), 0x80 },
> > + { CCI_REG8(0x3633), 0x00 },
> > + { CCI_REG8(0x3636), 0xcc },
> > + { CCI_REG8(0x3637), 0x27 },
> > + { CCI_REG8(0x3660), 0x00 },
> > + { CCI_REG8(0x3662), 0x10 },
> > + { CCI_REG8(0x3665), 0x00 },
> > + { CCI_REG8(0x3666), 0x00 },
> > + { CCI_REG8(0x366a), 0x14 },
> > + { CCI_REG8(0x3670), 0x0b },
> > + { CCI_REG8(0x3671), 0x0b },
> > + { CCI_REG8(0x3672), 0x0b },
> > + { CCI_REG8(0x3673), 0x0b },
> > + { CCI_REG8(0x3678), 0x2b },
> > + { CCI_REG8(0x367a), 0x11 },
> > + { CCI_REG8(0x367b), 0x11 },
> > + { CCI_REG8(0x367c), 0x11 },
> > + { CCI_REG8(0x367d), 0x11 },
> > + { CCI_REG8(0x3681), 0xff },
> > + { CCI_REG8(0x3682), 0x86 },
> > + { CCI_REG8(0x3683), 0x44 },
> > + { CCI_REG8(0x3684), 0x24 },
> > + { CCI_REG8(0x3685), 0x00 },
> > + { CCI_REG8(0x368a), 0x00 },
> > + { CCI_REG8(0x368d), 0x2b },
> > + { CCI_REG8(0x368e), 0x2b },
> > + { CCI_REG8(0x3690), 0x00 },
> > + { CCI_REG8(0x3691), 0x0b },
> > + { CCI_REG8(0x3692), 0x0b },
> > + { CCI_REG8(0x3693), 0x0b },
> > + { CCI_REG8(0x3694), 0x0b },
> > + { CCI_REG8(0x369d), 0x68 },
> > + { CCI_REG8(0x369e), 0x34 },
> > + { CCI_REG8(0x369f), 0x1b },
> > + { CCI_REG8(0x36a0), 0x0f },
> > + { CCI_REG8(0x36a1), 0x77 },
> > + { CCI_REG8(0x36b0), 0x30 },
> > + { CCI_REG8(0x36b2), 0x00 },
> > + { CCI_REG8(0x36b3), 0x00 },
> > + { CCI_REG8(0x36b4), 0x00 },
> > + { CCI_REG8(0x36b5), 0x00 },
> > + { CCI_REG8(0x36b6), 0x00 },
> > + { CCI_REG8(0x36b7), 0x00 },
> > + { CCI_REG8(0x36b8), 0x00 },
> > + { CCI_REG8(0x36b9), 0x00 },
> > + { CCI_REG8(0x36ba), 0x00 },
> > + { CCI_REG8(0x36bb), 0x00 },
> > + { CCI_REG8(0x36bc), 0x00 },
> > + { CCI_REG8(0x36bd), 0x00 },
> > + { CCI_REG8(0x36be), 0x00 },
> > + { CCI_REG8(0x36bf), 0x00 },
> > + { CCI_REG8(0x36c0), 0x01 },
> > + { CCI_REG8(0x36c1), 0x00 },
> > + { CCI_REG8(0x36c2), 0x00 },
> > + { CCI_REG8(0x36c3), 0x00 },
> > + { CCI_REG8(0x36c4), 0x00 },
> > + { CCI_REG8(0x36c5), 0x00 },
> > + { CCI_REG8(0x36c6), 0x00 },
> > + { CCI_REG8(0x36c7), 0x00 },
> > + { CCI_REG8(0x36c8), 0x00 },
> > + { CCI_REG8(0x36c9), 0x00 },
> > + { CCI_REG8(0x36ca), 0x0e },
> > + { CCI_REG8(0x36cb), 0x0e },
> > + { CCI_REG8(0x36cc), 0x0e },
> > + { CCI_REG8(0x36cd), 0x0e },
> > + { CCI_REG8(0x36ce), 0x0c },
> > + { CCI_REG8(0x36cf), 0x0c },
> > + { CCI_REG8(0x36d0), 0x0c },
> > + { CCI_REG8(0x36d1), 0x0c },
> > + { CCI_REG8(0x36d2), 0x00 },
> > + { CCI_REG8(0x36d3), 0x08 },
> > + { CCI_REG8(0x36d4), 0x10 },
> > + { CCI_REG8(0x36d5), 0x10 },
> > + { CCI_REG8(0x36d6), 0x00 },
> > + { CCI_REG8(0x36d7), 0x08 },
> > + { CCI_REG8(0x36d8), 0x10 },
> > + { CCI_REG8(0x36d9), 0x10 },
> > + { CCI_REG8(0x3701), 0x1d },
> > + { CCI_REG8(0x3703), 0x2a },
> > + { CCI_REG8(0x3704), 0x05 },
> > + { CCI_REG8(0x3709), 0x57 },
> > + { CCI_REG8(0x370b), 0x63 },
> > + { CCI_REG8(0x3706), 0x28 },
> > + { CCI_REG8(0x370a), 0x00 },
> > + { CCI_REG8(0x370b), 0x63 },
> > + { CCI_REG8(0x370e), 0x0c },
> > + { CCI_REG8(0x370f), 0x1c },
> > + { CCI_REG8(0x3710), 0x00 },
> > + { CCI_REG8(0x3713), 0x00 },
> > + { CCI_REG8(0x3714), 0x24 },
> > + { CCI_REG8(0x3716), 0x24 },
> > + { CCI_REG8(0x371a), 0x1e },
> > + { CCI_REG8(0x3724), 0x09 },
> > + { CCI_REG8(0x3725), 0xb2 },
> > + { CCI_REG8(0x372b), 0x54 },
> > + { CCI_REG8(0x3730), 0xe1 },
> > + { CCI_REG8(0x3735), 0x80 },
> > + { CCI_REG8(0x3739), 0x10 },
> > + { CCI_REG8(0x373f), 0xb0 },
> > + { CCI_REG8(0x3740), 0x28 },
> > + { CCI_REG8(0x3741), 0x21 },
> > + { CCI_REG8(0x3742), 0x21 },
> > + { CCI_REG8(0x3743), 0x21 },
> > + { CCI_REG8(0x3744), 0x63 },
> > + { CCI_REG8(0x3745), 0x5a },
> > + { CCI_REG8(0x3746), 0x5a },
> > + { CCI_REG8(0x3747), 0x5a },
> > + { CCI_REG8(0x3748), 0x00 },
> > + { CCI_REG8(0x3749), 0x00 },
> > + { CCI_REG8(0x374a), 0x00 },
> > + { CCI_REG8(0x374b), 0x00 },
> > + { CCI_REG8(0x3756), 0x00 },
> > + { CCI_REG8(0x3757), 0x0e },
> > + { CCI_REG8(0x375d), 0x84 },
> > + { CCI_REG8(0x3760), 0x11 },
> > + { CCI_REG8(0x3767), 0x08 },
> > + { CCI_REG8(0x376f), 0x42 },
> > + { CCI_REG8(0x3771), 0x00 },
> > + { CCI_REG8(0x3773), 0x01 },
> > + { CCI_REG8(0x3774), 0x02 },
> > + { CCI_REG8(0x3775), 0x12 },
> > + { CCI_REG8(0x3776), 0x02 },
> > + { CCI_REG8(0x377b), 0x40 },
> > + { CCI_REG8(0x377c), 0x00 },
> > + { CCI_REG8(0x377d), 0x0c },
> > + { CCI_REG8(0x3782), 0x02 },
> > + { CCI_REG8(0x3787), 0x24 },
> > + { CCI_REG8(0x378a), 0x01 },
> > + { CCI_REG8(0x378d), 0x00 },
> > + { CCI_REG8(0x3790), 0x1f },
> > + { CCI_REG8(0x3791), 0x58 },
> > + { CCI_REG8(0x3795), 0x24 },
> > + { CCI_REG8(0x3796), 0x01 },
> > + { CCI_REG8(0x3798), 0x40 },
> > + { CCI_REG8(0x379c), 0x00 },
> > + { CCI_REG8(0x379d), 0x00 },
> > + { CCI_REG8(0x379e), 0x00 },
> > + { CCI_REG8(0x379f), 0x01 },
> > + { CCI_REG8(0x37a1), 0x10 },
> > + { CCI_REG8(0x37a6), 0x00 },
> > + { CCI_REG8(0x37ab), 0x0e },
> > + { CCI_REG8(0x37ac), 0xa0 },
> > + { CCI_REG8(0x37be), 0x0a },
> > + { CCI_REG8(0x37bf), 0x05 },
> > + { CCI_REG8(0x37bb), 0x02 },
> > + { CCI_REG8(0x37bf), 0x05 },
> > + { CCI_REG8(0x37c2), 0x04 },
> > + { CCI_REG8(0x37c4), 0x11 },
> > + { CCI_REG8(0x37c5), 0x80 },
> > + { CCI_REG8(0x37c6), 0x14 },
> > + { CCI_REG8(0x37c7), 0x08 },
> > + { CCI_REG8(0x37c8), 0x42 },
> > + { CCI_REG8(0x37cd), 0x17 },
> > + { CCI_REG8(0x37ce), 0x01 },
> > + { CCI_REG8(0x37d8), 0x02 },
> > + { CCI_REG8(0x37d9), 0x08 },
> > + { CCI_REG8(0x37dc), 0x01 },
> > + { CCI_REG8(0x37e0), 0x0c },
> > + { CCI_REG8(0x37e1), 0x20 },
> > + { CCI_REG8(0x37e2), 0x10 },
> > + { CCI_REG8(0x37e3), 0x04 },
> > + { CCI_REG8(0x37e4), 0x28 },
> > + { CCI_REG8(0x37e5), 0x02 },
> > + { CCI_REG8(0x37ef), 0x00 },
> > + { CCI_REG8(0x37f4), 0x00 },
> > + { CCI_REG8(0x37f5), 0x00 },
> > + { CCI_REG8(0x37f6), 0x00 },
> > + { CCI_REG8(0x37f7), 0x00 },
> > + { CCI_REG8(0x3800), 0x01 },
> > + { CCI_REG8(0x3801), 0x30 },
> > + { CCI_REG8(0x3802), 0x00 },
> > + { CCI_REG8(0x3803), 0x00 },
> > + { CCI_REG8(0x3804), 0x0b },
> > + { CCI_REG8(0x3805), 0x5f },
> > + { CCI_REG8(0x3806), 0x07 },
> > + { CCI_REG8(0x3807), 0xa7 },
> > + { CCI_REG8(0x3808), 0x0a },
> > + { CCI_REG8(0x3809), 0x20 },
> > + { CCI_REG8(0x380a), 0x07 },
> > + { CCI_REG8(0x380b), 0x98 },
> > + { CCI_REG8(0x380c), 0x06 },
> > + { CCI_REG8(0x380d), 0xd0 },
> > + { CCI_REG8(0x380e), 0x07 },
> > + { CCI_REG8(0x380f), 0xd6 },
> > + { CCI_REG8(0x3810), 0x00 },
> > + { CCI_REG8(0x3811), 0x08 },
> > + { CCI_REG8(0x3812), 0x00 },
> > + { CCI_REG8(0x3813), 0x08 },
> > + { CCI_REG8(0x3814), 0x01 },
> > + { CCI_REG8(0x3815), 0x01 },
> > + { CCI_REG8(0x3816), 0x01 },
> > + { CCI_REG8(0x3817), 0x01 },
> > + { CCI_REG8(0x3818), 0x00 },
> > + { CCI_REG8(0x3819), 0x00 },
> > + { CCI_REG8(0x381a), 0x00 },
> > + { CCI_REG8(0x381b), 0x01 },
> > + { CCI_REG8(0x3820), 0x88 },
> > + { CCI_REG8(0x3821), 0x00 },
> > + { CCI_REG8(0x3822), 0x12 },
> > + { CCI_REG8(0x3823), 0x08 },
> > + { CCI_REG8(0x3824), 0x00 },
> > + { CCI_REG8(0x3825), 0x20 },
> > + { CCI_REG8(0x3826), 0x00 },
> > + { CCI_REG8(0x3827), 0x08 },
> > + { CCI_REG8(0x3829), 0x03 },
> > + { CCI_REG8(0x382a), 0x00 },
> > + { CCI_REG8(0x382b), 0x00 },
> > + { CCI_REG8(0x3832), 0x08 },
> > + { CCI_REG8(0x3838), 0x00 },
> > + { CCI_REG8(0x3839), 0x00 },
> > + { CCI_REG8(0x383a), 0x00 },
> > + { CCI_REG8(0x383b), 0x00 },
> > + { CCI_REG8(0x383d), 0x01 },
> > + { CCI_REG8(0x383e), 0x00 },
> > + { CCI_REG8(0x383f), 0x00 },
> > + { CCI_REG8(0x3843), 0x00 },
> > + { CCI_REG8(0x3880), 0x16 },
> > + { CCI_REG8(0x3881), 0x00 },
> > + { CCI_REG8(0x3882), 0x08 },
> > + { CCI_REG8(0x389a), 0x00 },
> > + { CCI_REG8(0x389b), 0x00 },
> > + { CCI_REG8(0x38a2), 0x02 },
> > + { CCI_REG8(0x38a3), 0x02 },
> > + { CCI_REG8(0x38a4), 0x02 },
> > + { CCI_REG8(0x38a5), 0x02 },
> > + { CCI_REG8(0x38a7), 0x04 },
> > + { CCI_REG8(0x38b8), 0x02 },
> > + { CCI_REG8(0x3c80), 0x3e },
> > + { CCI_REG8(0x3c86), 0x01 },
> > + { CCI_REG8(0x3c87), 0x02 },
> > + { CCI_REG8(0x389c), 0x00 },
> > + { CCI_REG8(0x3ca2), 0x0c },
> > + { CCI_REG8(0x3d85), 0x1b },
> > + { CCI_REG8(0x3d8c), 0x01 },
> > + { CCI_REG8(0x3d8d), 0xe2 },
> > + { CCI_REG8(0x3f00), 0xcb },
> > + { CCI_REG8(0x3f03), 0x08 },
> > + { CCI_REG8(0x3f9e), 0x07 },
> > + { CCI_REG8(0x3f9f), 0x04 },
> > + { CCI_REG8(0x4000), 0xf3 },
> > + { CCI_REG8(0x4002), 0x00 },
> > + { CCI_REG8(0x4003), 0x40 },
> > + { CCI_REG8(0x4008), 0x02 },
> > + { CCI_REG8(0x4009), 0x0d },
> > + { CCI_REG8(0x400a), 0x01 },
> > + { CCI_REG8(0x400b), 0x00 },
> > + { CCI_REG8(0x4040), 0x00 },
> > + { CCI_REG8(0x4041), 0x07 },
> > + { CCI_REG8(0x4090), 0x14 },
> > + { CCI_REG8(0x40b0), 0x01 },
> > + { CCI_REG8(0x40b1), 0x01 },
> > + { CCI_REG8(0x40b2), 0x30 },
> > + { CCI_REG8(0x40b3), 0x04 },
> > + { CCI_REG8(0x40b4), 0xe8 },
> > + { CCI_REG8(0x40b5), 0x01 },
> > + { CCI_REG8(0x40b7), 0x07 },
> > + { CCI_REG8(0x40b8), 0xff },
> > + { CCI_REG8(0x40b9), 0x00 },
> > + { CCI_REG8(0x40ba), 0x00 },
> > + { CCI_REG8(0x4300), 0xff },
> > + { CCI_REG8(0x4301), 0x00 },
> > + { CCI_REG8(0x4302), 0x0f },
> > + { CCI_REG8(0x4303), 0x20 },
> > + { CCI_REG8(0x4304), 0x20 },
> > + { CCI_REG8(0x4305), 0x83 },
> > + { CCI_REG8(0x4306), 0x21 },
> > + { CCI_REG8(0x430d), 0x00 },
> > + { CCI_REG8(0x4505), 0xc4 },
> > + { CCI_REG8(0x4506), 0x00 },
> > + { CCI_REG8(0x4507), 0x60 },
> > + { CCI_REG8(0x4803), 0x00 },
> > + { CCI_REG8(0x4809), 0x8e },
> > + { CCI_REG8(0x480e), 0x00 },
> > + { CCI_REG8(0x4813), 0x00 },
> > + { CCI_REG8(0x4814), 0x2a },
> > + { CCI_REG8(0x481b), 0x40 },
> > + { CCI_REG8(0x481f), 0x30 },
> > + { CCI_REG8(0x4825), 0x34 },
> > + { CCI_REG8(0x4829), 0x64 },
> > + { CCI_REG8(0x4837), 0x12 },
> > + { CCI_REG8(0x484b), 0x07 },
> > + { CCI_REG8(0x4883), 0x36 },
> > + { CCI_REG8(0x4885), 0x03 },
> > + { CCI_REG8(0x488b), 0x00 },
> > + { CCI_REG8(0x4d06), 0x01 },
> > + { CCI_REG8(0x4e00), 0x2a },
> > + { CCI_REG8(0x4e0d), 0x00 },
> > + { CCI_REG8(0x5000), 0xf9 },
> > + { CCI_REG8(0x5001), 0x09 },
> > + { CCI_REG8(0x5004), 0x00 },
> > + { CCI_REG8(0x5005), 0x0e },
> > + { CCI_REG8(0x5036), 0x00 },
> > + { CCI_REG8(0x5080), 0x04 },
> > + { CCI_REG8(0x5082), 0x00 },
> > + { CCI_REG8(0x5180), 0x00 },
> > + { CCI_REG8(0x5181), 0x10 },
> > + { CCI_REG8(0x5182), 0x01 },
> > + { CCI_REG8(0x5183), 0xdf },
> > + { CCI_REG8(0x5184), 0x02 },
> > + { CCI_REG8(0x5185), 0x6c },
> > + { CCI_REG8(0x5189), 0x48 },
> > + { CCI_REG8(0x520a), 0x03 },
> > + { CCI_REG8(0x520b), 0x0f },
> > + { CCI_REG8(0x520c), 0x3f },
> > + { CCI_REG8(0x580b), 0x03 },
> > + { CCI_REG8(0x580d), 0x00 },
> > + { CCI_REG8(0x580f), 0x00 },
> > + { CCI_REG8(0x5820), 0x00 },
> > + { CCI_REG8(0x5821), 0x00 },
> > + { CCI_REG8(0x3222), 0x03 },
> > + { CCI_REG8(0x3208), 0x06 },
> > + { CCI_REG8(0x3701), 0x1d },
> > + { CCI_REG8(0x37ab), 0x01 },
> > + { CCI_REG8(0x3790), 0x21 },
> > + { CCI_REG8(0x38be), 0x00 },
> > + { CCI_REG8(0x3791), 0x5a },
> > + { CCI_REG8(0x37bf), 0x1c },
> > + { CCI_REG8(0x3610), 0x37 },
> > + { CCI_REG8(0x3208), 0x16 },
> > + { CCI_REG8(0x3208), 0x07 },
> > + { CCI_REG8(0x3701), 0x1d },
> > + { CCI_REG8(0x37ab), 0x0e },
> > + { CCI_REG8(0x3790), 0x21 },
> > + { CCI_REG8(0x38be), 0x00 },
> > + { CCI_REG8(0x3791), 0x5a },
> > + { CCI_REG8(0x37bf), 0x0a },
> > + { CCI_REG8(0x3610), 0x87 },
> > + { CCI_REG8(0x3208), 0x17 },
> > + { CCI_REG8(0x3208), 0x08 },
> > + { CCI_REG8(0x3701), 0x1d },
> > + { CCI_REG8(0x37ab), 0x0e },
> > + { CCI_REG8(0x3790), 0x21 },
> > + { CCI_REG8(0x38be), 0x00 },
> > + { CCI_REG8(0x3791), 0x5a },
> > + { CCI_REG8(0x37bf), 0x0a },
> > + { CCI_REG8(0x3610), 0x87 },
> > + { CCI_REG8(0x3208), 0x18 },
> > + { CCI_REG8(0x3208), 0x09 },
> > + { CCI_REG8(0x3701), 0x1d },
> > + { CCI_REG8(0x37ab), 0x0e },
> > + { CCI_REG8(0x3790), 0x28 },
> > + { CCI_REG8(0x38be), 0x00 },
> > + { CCI_REG8(0x3791), 0x63 },
> > + { CCI_REG8(0x37bf), 0x0a },
> > + { CCI_REG8(0x3610), 0x87 },
> > + { CCI_REG8(0x3208), 0x19 },
> > +};
>
> If you can go the extra mile and document some of these registers like in the
> imx219 driver, that would be nice!
we are planning to add two more modes and also work on enabling HDR mode, and
I will be sending a separate series on top of this driver for that. In that
series, I also plan to split the register array into common and mode
sections, and document all known registers.
For now, if it is okay with you, I would prefer to proceed with the current
implementation as it is.
Best Regards,
Tarang
Powered by blists - more mailing lists