[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20251227-sambar-of-imminent-persistence-fd8c51@quoll>
Date: Sat, 27 Dec 2025 13:58:22 +0100
From: Krzysztof Kozlowski <krzk@...nel.org>
To: Troy Mitchell <troy.mitchell@...ux.spacemit.com>
Cc: Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley <conor+dt@...nel.org>, Yixun Lan <dlan@...too.org>,
Paul Walmsley <pjw@...nel.org>, Palmer Dabbelt <palmer@...belt.com>,
Albert Ou <aou@...s.berkeley.edu>, Alexandre Ghiti <alex@...ti.fr>,
Linus Walleij <linusw@...nel.org>, devicetree@...r.kernel.org, linux-riscv@...ts.infradead.org,
spacemit@...ts.linux.dev, linux-kernel@...r.kernel.org, linux-gpio@...r.kernel.org
Subject: Re: [PATCH 1/2] dt-bindings: pinctrl: add syscon property
On Tue, Dec 23, 2025 at 05:11:11PM +0800, Troy Mitchell wrote:
> In order to access the protected IO power domain registers, a valid
> unlock sequence must be performed by writing the required keys to the
> AIB Secure Access Register (ASAR).
>
> The ASAR register resides within the APBC register address space.
> A corresponding syscon property is added to allow the pinctrl driver
> to access this register.
>
> Signed-off-by: Troy Mitchell <troy.mitchell@...ux.spacemit.com>
> ---
> .../devicetree/bindings/pinctrl/spacemit,k1-pinctrl.yaml | 11 +++++++++++
> 1 file changed, 11 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/pinctrl/spacemit,k1-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/spacemit,k1-pinctrl.yaml
> index c5b0218ad6251f97b1f27089ffff724a7b0f69ae..4dc49c2cc1d52008ad89896ae0419091802cd2c4 100644
> --- a/Documentation/devicetree/bindings/pinctrl/spacemit,k1-pinctrl.yaml
> +++ b/Documentation/devicetree/bindings/pinctrl/spacemit,k1-pinctrl.yaml
> @@ -32,6 +32,15 @@ properties:
> resets:
> maxItems: 1
>
> + spacemit,apbc:
> + $ref: /schemas/types.yaml#/definitions/phandle-array
> + items:
> + - items:
> + - description: phandle to syscon that access the protected register
> + - description: offset of access secure registers
> + description:
> + A phandle to syscon with byte offset to access the protected register
Say here for what purpose.
> +
> patternProperties:
> '-cfg$':
> type: object
> @@ -111,6 +120,7 @@ required:
> - reg
> - clocks
> - clock-names
> + - spacemit,apbc
That's ABI break without justification.
>
> additionalProperties: false
>
> @@ -128,6 +138,7 @@ examples:
> clocks = <&syscon_apbc 42>,
> <&syscon_apbc 94>;
> clock-names = "func", "bus";
> + spacemit,apbc = <&syscon_apbc 0x50>;
>
> uart0_2_cfg: uart0-2-cfg {
> uart0-2-pins {
>
> --
> 2.52.0
>
Powered by blists - more mailing lists