[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <7097507636282e4613d324ff5acb74eb747d519b.camel@linaro.org>
Date: Mon, 12 Jan 2026 15:07:20 +0000
From: André Draszik <andre.draszik@...aro.org>
To: Peter Griffin <peter.griffin@...aro.org>, Tudor Ambarus
<tudor.ambarus@...aro.org>, Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>, Rob Herring <robh@...nel.org>, Krzysztof
Kozlowski <krzk+dt@...nel.org>, Conor Dooley <conor+dt@...nel.org>, Alim
Akhtar <alim.akhtar@...sung.com>, Sylwester Nawrocki
<s.nawrocki@...sung.com>, Chanwoo Choi <cw00.choi@...sung.com>
Cc: linux-arm-kernel@...ts.infradead.org, linux-samsung-soc@...r.kernel.org,
linux-clk@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, Krzysztof Kozlowski <krzk@...nel.org>,
kernel-team@...roid.com, Will McVicker <willmcvicker@...gle.com>, Juan
Yescas <jyescas@...gle.com>, Doug Anderson <dianders@...gle.com>
Subject: Re: [PATCH v2 4/5] clk: samsung: gs101: add support for Display
Process Unit (DPU) clocks
On Mon, 2026-01-12 at 14:16 +0000, Peter Griffin wrote:
> cmu_dpu is the clock management unit used for the Display Process Unit
> block. It generates clocks for image scaler, compressor etc.
>
> Add support for the muxes, dividers and gates in cmu_dpu.
>
> Signed-off-by: Peter Griffin <peter.griffin@...aro.org>
> ---
> Changes in v2:
> - Update gout_dpu_dpu_pclk to gout_dpu_gpc_dpu_pclk (Peter)
> - Fix dout_dpu_busp parent (Peter)
> ---
> drivers/clk/samsung/clk-gs101.c | 283 ++++++++++++++++++++++++++++++++++++++++
> 1 file changed, 283 insertions(+)
>
> diff --git a/drivers/clk/samsung/clk-gs101.c b/drivers/clk/samsung/clk-gs101.c
> index 8551289b46eb88ec61dd1914d0fe782ae6794000..b38c6c8749aae42319d2004ff5ffbc9a19320cac 100644
> --- a/drivers/clk/samsung/clk-gs101.c
> +++ b/drivers/clk/samsung/clk-gs101.c
> @@ -25,6 +25,7 @@
> #define CLKS_NR_MISC (CLK_GOUT_MISC_XIU_D_MISC_ACLK + 1)
> #define CLKS_NR_PERIC0 (CLK_GOUT_PERIC0_SYSREG_PERIC0_PCLK + 1)
> #define CLKS_NR_PERIC1 (CLK_GOUT_PERIC1_SYSREG_PERIC1_PCLK + 1)
> +#define CLKS_NR_DPU (CLK_GOUT_DPU_SYSREG_DPU_PCLK + 1)
Between APM and HSI0 to keep alphabetic ordering :-)
>
> #define GS101_GATE_DBG_OFFSET 0x4000
> #define GS101_DRCG_EN_OFFSET 0x104
> @@ -4426,6 +4427,285 @@ static const struct samsung_cmu_info peric1_cmu_info __initconst = {
> .drcg_offset = GS101_DRCG_EN_OFFSET,
> };
>
> +/* ---- CMU_DPU ------------------------------------------------------------- */
I'll do a full review later, but this new block should also be between
existing CMU_APM and CMU_HSI0 blocks to keep alphabetic ordering.
Cheers,
Andre'
Powered by blists - more mailing lists