| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <134b8df9-24a5-4f92-9505-1e7c31fdff1e@linaro.org>
Date: Tue, 13 Jan 2026 09:12:37 +0100
From: Neil Armstrong <neil.armstrong@...aro.org>
To: Cristian Ciocaltea <cristian.ciocaltea@...labora.com>,
Vinod Koul <vkoul@...nel.org>, Kishon Vijay Abraham I <kishon@...nel.org>,
Heiko Stuebner <heiko@...ech.de>, Algea Cao <algea.cao@...k-chips.com>,
Dmitry Baryshkov <lumag@...nel.org>
Cc: kernel@...labora.com, linux-phy@...ts.infradead.org,
linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-rockchip@...ts.infradead.org
Subject: Re: [PATCH v6 04/11] phy: rockchip: samsung-hdptx: Consistently use
[rk_]hdptx_[tmds_] prefixes
On 1/13/26 00:20, Cristian Ciocaltea wrote:
> Fix the naming inconsistencies for some of the functions and global
> variables:
>
> * Add the missing 'rk_hdptx_' prefix to ropll_tmds_cfg variable
> * Replace '_ropll_tmds_' with '_tmds_ropll_' globally
> * Replace 'hdtpx' with 'hdptx' globally
>
> Signed-off-by: Cristian Ciocaltea <cristian.ciocaltea@...labora.com>
> ---
> drivers/phy/rockchip/phy-rockchip-samsung-hdptx.c | 62 +++++++++++------------
> 1 file changed, 31 insertions(+), 31 deletions(-)
>
> diff --git a/drivers/phy/rockchip/phy-rockchip-samsung-hdptx.c b/drivers/phy/rockchip/phy-rockchip-samsung-hdptx.c
> index 3f8a7f4f5cd8..3c6eb6dbadd0 100644
> --- a/drivers/phy/rockchip/phy-rockchip-samsung-hdptx.c
> +++ b/drivers/phy/rockchip/phy-rockchip-samsung-hdptx.c
> @@ -32,17 +32,17 @@
> #define HDPTX_O_PHY_RDY BIT(1)
> #define HDPTX_O_SB_RDY BIT(0)
>
> -#define HDTPX_REG(_n, _min, _max) \
> +#define HDPTX_REG(_n, _min, _max) \
> ( \
> BUILD_BUG_ON_ZERO((0x##_n) < (0x##_min)) + \
> BUILD_BUG_ON_ZERO((0x##_n) > (0x##_max)) + \
> ((0x##_n) * 4) \
> )
>
> -#define CMN_REG(n) HDTPX_REG(n, 0000, 00a7)
> -#define SB_REG(n) HDTPX_REG(n, 0100, 0129)
> -#define LNTOP_REG(n) HDTPX_REG(n, 0200, 0229)
> -#define LANE_REG(n) HDTPX_REG(n, 0300, 062d)
> +#define CMN_REG(n) HDPTX_REG(n, 0000, 00a7)
> +#define SB_REG(n) HDPTX_REG(n, 0100, 0129)
> +#define LNTOP_REG(n) HDPTX_REG(n, 0200, 0229)
> +#define LANE_REG(n) HDPTX_REG(n, 0300, 062d)
>
> /* CMN_REG(0008) */
> #define OVRD_LCPLL_EN_MASK BIT(7)
> @@ -397,7 +397,7 @@ struct rk_hdptx_phy {
> unsigned int lanes;
> };
>
> -static const struct ropll_config ropll_tmds_cfg[] = {
> +static const struct ropll_config rk_hdptx_tmds_ropll_cfg[] = {
> /* | pms | sdm | sdc | */
> /* rate, mdiv, mdafc, pdiv, rdiv, sdiv, en, deno, nsig, num, n, num, deno, */
> { 594000000ULL, 124, 124, 1, 1, 0, 1, 62, 1, 16, 5, 0, 1, },
> @@ -424,7 +424,7 @@ static const struct ropll_config ropll_tmds_cfg[] = {
> { 25175000ULL, 84, 84, 1, 1, 15, 1, 168, 1, 16, 4, 1, 1, },
> };
>
> -static const struct reg_sequence rk_hdtpx_common_cmn_init_seq[] = {
> +static const struct reg_sequence rk_hdptx_common_cmn_init_seq[] = {
> REG_SEQ0(CMN_REG(0009), 0x0c),
> REG_SEQ0(CMN_REG(000a), 0x83),
> REG_SEQ0(CMN_REG(000b), 0x06),
> @@ -514,7 +514,7 @@ static const struct reg_sequence rk_hdtpx_common_cmn_init_seq[] = {
> REG_SEQ0(CMN_REG(009b), 0x10),
> };
>
> -static const struct reg_sequence rk_hdtpx_tmds_cmn_init_seq[] = {
> +static const struct reg_sequence rk_hdptx_tmds_cmn_init_seq[] = {
> REG_SEQ0(CMN_REG(0008), 0x00),
> REG_SEQ0(CMN_REG(0011), 0x01),
> REG_SEQ0(CMN_REG(0017), 0x20),
> @@ -556,14 +556,14 @@ static const struct reg_sequence rk_hdtpx_tmds_cmn_init_seq[] = {
> REG_SEQ0(CMN_REG(009b), 0x00),
> };
>
> -static const struct reg_sequence rk_hdtpx_common_sb_init_seq[] = {
> +static const struct reg_sequence rk_hdptx_common_sb_init_seq[] = {
> REG_SEQ0(SB_REG(0114), 0x00),
> REG_SEQ0(SB_REG(0115), 0x00),
> REG_SEQ0(SB_REG(0116), 0x00),
> REG_SEQ0(SB_REG(0117), 0x00),
> };
>
> -static const struct reg_sequence rk_hdtpx_tmds_lntop_highbr_seq[] = {
> +static const struct reg_sequence rk_hdptx_tmds_lntop_highbr_seq[] = {
> REG_SEQ0(LNTOP_REG(0201), 0x00),
> REG_SEQ0(LNTOP_REG(0202), 0x00),
> REG_SEQ0(LNTOP_REG(0203), 0x0f),
> @@ -571,7 +571,7 @@ static const struct reg_sequence rk_hdtpx_tmds_lntop_highbr_seq[] = {
> REG_SEQ0(LNTOP_REG(0205), 0xff),
> };
>
> -static const struct reg_sequence rk_hdtpx_tmds_lntop_lowbr_seq[] = {
> +static const struct reg_sequence rk_hdptx_tmds_lntop_lowbr_seq[] = {
> REG_SEQ0(LNTOP_REG(0201), 0x07),
> REG_SEQ0(LNTOP_REG(0202), 0xc1),
> REG_SEQ0(LNTOP_REG(0203), 0xf0),
> @@ -579,7 +579,7 @@ static const struct reg_sequence rk_hdtpx_tmds_lntop_lowbr_seq[] = {
> REG_SEQ0(LNTOP_REG(0205), 0x1f),
> };
>
> -static const struct reg_sequence rk_hdtpx_common_lane_init_seq[] = {
> +static const struct reg_sequence rk_hdptx_common_lane_init_seq[] = {
> REG_SEQ0(LANE_REG(0303), 0x0c),
> REG_SEQ0(LANE_REG(0307), 0x20),
> REG_SEQ0(LANE_REG(030a), 0x17),
> @@ -634,7 +634,7 @@ static const struct reg_sequence rk_hdtpx_common_lane_init_seq[] = {
> REG_SEQ0(LANE_REG(0620), 0xa0),
> };
>
> -static const struct reg_sequence rk_hdtpx_tmds_lane_init_seq[] = {
> +static const struct reg_sequence rk_hdptx_tmds_lane_init_seq[] = {
> REG_SEQ0(LANE_REG(0312), 0x00),
> REG_SEQ0(LANE_REG(0412), 0x00),
> REG_SEQ0(LANE_REG(0512), 0x00),
> @@ -938,7 +938,7 @@ static bool rk_hdptx_phy_clk_pll_calc(unsigned long long rate,
> return true;
> }
>
> -static int rk_hdptx_ropll_tmds_cmn_config(struct rk_hdptx_phy *hdptx)
> +static int rk_hdptx_tmds_ropll_cmn_config(struct rk_hdptx_phy *hdptx)
> {
> const struct ropll_config *cfg = NULL;
> struct ropll_config rc = {0};
> @@ -947,9 +947,9 @@ static int rk_hdptx_ropll_tmds_cmn_config(struct rk_hdptx_phy *hdptx)
> if (!hdptx->hdmi_cfg.tmds_char_rate)
> return 0;
>
> - for (i = 0; i < ARRAY_SIZE(ropll_tmds_cfg); i++)
> - if (hdptx->hdmi_cfg.tmds_char_rate == ropll_tmds_cfg[i].rate) {
> - cfg = &ropll_tmds_cfg[i];
> + for (i = 0; i < ARRAY_SIZE(rk_hdptx_tmds_ropll_cfg); i++)
> + if (hdptx->hdmi_cfg.tmds_char_rate == rk_hdptx_tmds_ropll_cfg[i].rate) {
> + cfg = &rk_hdptx_tmds_ropll_cfg[i];
> break;
> }
>
> @@ -969,8 +969,8 @@ static int rk_hdptx_ropll_tmds_cmn_config(struct rk_hdptx_phy *hdptx)
>
> rk_hdptx_pre_power_up(hdptx);
>
> - rk_hdptx_multi_reg_write(hdptx, rk_hdtpx_common_cmn_init_seq);
> - rk_hdptx_multi_reg_write(hdptx, rk_hdtpx_tmds_cmn_init_seq);
> + rk_hdptx_multi_reg_write(hdptx, rk_hdptx_common_cmn_init_seq);
> + rk_hdptx_multi_reg_write(hdptx, rk_hdptx_tmds_cmn_init_seq);
>
> regmap_write(hdptx->regmap, CMN_REG(0051), cfg->pms_mdiv);
> regmap_write(hdptx->regmap, CMN_REG(0055), cfg->pms_mdiv_afc);
> @@ -1012,25 +1012,25 @@ static int rk_hdptx_ropll_tmds_cmn_config(struct rk_hdptx_phy *hdptx)
> return ret;
> }
>
> -static int rk_hdptx_ropll_tmds_mode_config(struct rk_hdptx_phy *hdptx)
> +static int rk_hdptx_tmds_ropll_mode_config(struct rk_hdptx_phy *hdptx)
> {
> - rk_hdptx_multi_reg_write(hdptx, rk_hdtpx_common_sb_init_seq);
> + rk_hdptx_multi_reg_write(hdptx, rk_hdptx_common_sb_init_seq);
>
> regmap_write(hdptx->regmap, LNTOP_REG(0200), 0x06);
>
> if (hdptx->hdmi_cfg.tmds_char_rate > HDMI14_MAX_RATE) {
> /* For 1/40 bitrate clk */
> - rk_hdptx_multi_reg_write(hdptx, rk_hdtpx_tmds_lntop_highbr_seq);
> + rk_hdptx_multi_reg_write(hdptx, rk_hdptx_tmds_lntop_highbr_seq);
> } else {
> /* For 1/10 bitrate clk */
> - rk_hdptx_multi_reg_write(hdptx, rk_hdtpx_tmds_lntop_lowbr_seq);
> + rk_hdptx_multi_reg_write(hdptx, rk_hdptx_tmds_lntop_lowbr_seq);
> }
>
> regmap_write(hdptx->regmap, LNTOP_REG(0206), 0x07);
> regmap_write(hdptx->regmap, LNTOP_REG(0207), 0x0f);
>
> - rk_hdptx_multi_reg_write(hdptx, rk_hdtpx_common_lane_init_seq);
> - rk_hdptx_multi_reg_write(hdptx, rk_hdtpx_tmds_lane_init_seq);
> + rk_hdptx_multi_reg_write(hdptx, rk_hdptx_common_lane_init_seq);
> + rk_hdptx_multi_reg_write(hdptx, rk_hdptx_tmds_lane_init_seq);
>
> return rk_hdptx_post_enable_lane(hdptx);
> }
> @@ -1089,7 +1089,7 @@ static int rk_hdptx_phy_consumer_get(struct rk_hdptx_phy *hdptx)
> if (mode == PHY_MODE_DP) {
> rk_hdptx_dp_reset(hdptx);
> } else {
> - ret = rk_hdptx_ropll_tmds_cmn_config(hdptx);
> + ret = rk_hdptx_tmds_ropll_cmn_config(hdptx);
> if (ret)
> goto dec_usage;
> }
> @@ -1436,7 +1436,7 @@ static int rk_hdptx_phy_power_on(struct phy *phy)
> regmap_write(hdptx->grf, GRF_HDPTX_CON0,
> HDPTX_MODE_SEL << 16 | FIELD_PREP(HDPTX_MODE_SEL, 0x0));
>
> - ret = rk_hdptx_ropll_tmds_mode_config(hdptx);
> + ret = rk_hdptx_tmds_ropll_mode_config(hdptx);
> if (ret)
> rk_hdptx_phy_consumer_put(hdptx, true);
> }
> @@ -1459,11 +1459,11 @@ static int rk_hdptx_phy_verify_hdmi_config(struct rk_hdptx_phy *hdptx,
> if (!hdmi->tmds_char_rate || hdmi->tmds_char_rate > HDMI20_MAX_RATE)
> return -EINVAL;
>
> - for (i = 0; i < ARRAY_SIZE(ropll_tmds_cfg); i++)
> - if (hdmi->tmds_char_rate == ropll_tmds_cfg[i].rate)
> + for (i = 0; i < ARRAY_SIZE(rk_hdptx_tmds_ropll_cfg); i++)
> + if (hdmi->tmds_char_rate == rk_hdptx_tmds_ropll_cfg[i].rate)
> break;
>
> - if (i == ARRAY_SIZE(ropll_tmds_cfg) &&
> + if (i == ARRAY_SIZE(rk_hdptx_tmds_ropll_cfg) &&
> !rk_hdptx_phy_clk_pll_calc(hdmi->tmds_char_rate, NULL))
> return -EINVAL;
>
> @@ -1891,7 +1891,7 @@ static int rk_hdptx_phy_clk_set_rate(struct clk_hw *hw, unsigned long rate,
> * while the latter being executed only once, i.e. when clock remains
> * in the prepared state during rate changes.
> */
> - return rk_hdptx_ropll_tmds_cmn_config(hdptx);
> + return rk_hdptx_tmds_ropll_cmn_config(hdptx);
> }
>
> static const struct clk_ops hdptx_phy_clk_ops = {
>
Reviewed-by: Neil Armstrong <neil.armstrong@...aro.org>
Thanks,
Neil
Powered by blists - more mailing lists