| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <20260120144436.233998-1-kanadenady@gmail.com> Date: Tue, 20 Jan 2026 22:44:34 +0800 From: Nadi Ke <kanadenady@...il.com> To: sboyd@...nel.org, mturquette@...libre.com, robh@...nel.org, krzk+dt@...nel.org, conor+dt@...nel.org, orsonzhai@...il.com, baolin.wang@...ux.alibaba.com, zhang.lyra@...il.com Cc: linux-clk@...r.kernel.org, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, Nadi Ke <kanadenady@...il.com> Subject: [PATCH v1 0/2] clk: sprd: Add support for Unisoc SC9832E clocks This series adds the clock controller support for the Unisoc SC9832E SoC. The SC9832E is a quad-core ARM Cortex-A53 SoC from Unisoc (formerly Spreadtrum), widely used in entry-level smartphones. This series includes: 1. The device tree bindings in YAML format and its corresponding IDs. 2. The clock driver implementation based on the existing sprd common clock framework. The driver supports the following clock controllers: - PMU Gate, PLL, MPLL, DPLL, RPLL - AP AHB Gate, AON APB Gate, AP APB Gate - AP Clock, AON Clock Nadi Ke (2): dt-bindings: clock: sprd: Add SC9832E clock controller clk: sprd: Add SC9832E clock driver .../bindings/clock/sprd,sc9832e-clk.yaml | 129 ++ drivers/clk/sprd/Kconfig | 10 + drivers/clk/sprd/Makefile | 1 + drivers/clk/sprd/sc9832e-clk.c | 1065 +++++++++++++++++ include/dt-bindings/clock/sprd,sc9832e-clk.h | 187 +++ 5 files changed, 1392 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/sprd,sc9832e-clk.yaml create mode 100644 drivers/clk/sprd/sc9832e-clk.c create mode 100644 include/dt-bindings/clock/sprd,sc9832e-clk.h -- 2.34.1
Powered by blists - more mailing lists