[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <4083071.q0ZmV6gNhb@phil>
Date: Tue, 20 Jan 2026 11:43:41 +0100
From: Heiko Stuebner <heiko@...ech.de>
To: dmitry.baryshkov@....qualcomm.com, Andy Yan <andyshrk@....com>
Cc: krzk+dt@...nel.org, conor+dt@...nel.org, cristian.ciocaltea@...labora.com,
Laurent.pinchart@...asonboard.com, mripard@...nel.org, hjc@...k-chips.com,
robh@...nel.org, sebastian.reichel@...labora.com, tzimmermann@...e.de,
devicetree@...r.kernel.org, dri-devel@...ts.freedesktop.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
linux-rockchip@...ts.infradead.org, Andy Yan <andy.yan@...k-chips.com>
Subject:
Re: [PATCH 2/5] drm/bridge: synopsys: dw-dp: Set pixel mode by platform data
Am Freitag, 9. Januar 2026, 09:00:45 Mitteleuropäische Normalzeit schrieb Andy Yan:
> From: Andy Yan <andy.yan@...k-chips.com>
>
> The DW DisplayPort hardware block can be configured to work in single,
> dual,quad pixel mode on differnt platforms, so make the pixel mode set
> by plat_data to support the upcoming rk3576 variant.
>
> Signed-off-by: Andy Yan <andy.yan@...k-chips.com>
While Dmitry helped a lot with looking at bridge drivers recently,
I think your recipient list does miss a number of other people
listed as bridge reviewers/maintainers.
$ scripts/get_maintainer.pl drivers/gpu/drm/bridge
Andrzej Hajda <andrzej.hajda@...el.com> (maintainer:DRM DRIVERS FOR BRIDGE CHIPS)
Neil Armstrong <neil.armstrong@...aro.org> (maintainer:DRM DRIVERS FOR BRIDGE CHIPS)
Robert Foss <rfoss@...nel.org> (maintainer:DRM DRIVERS FOR BRIDGE CHIPS)
Laurent Pinchart <Laurent.pinchart@...asonboard.com> (reviewer:DRM DRIVERS FOR BRIDGE CHIPS)
Jonas Karlman <jonas@...boo.se> (reviewer:DRM DRIVERS FOR BRIDGE CHIPS)
Jernej Skrabec <jernej.skrabec@...il.com> (reviewer:DRM DRIVERS FOR BRIDGE CHIPS)
As you'll need to do a v2 for the binding, please add the missing people
to the recipients.
For the change itself, can you improve the commit message a bit.
I assume the Single/Dual/Quad-Pixel config is a real hardware-feature
that is set when the IP is integrated into the soc? Or this a runtime
setting and a soc can support multiple output variants?
Thanks
Heiko
Powered by blists - more mailing lists