[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <305c6ceb-2b4d-496a-95c1-e6a0454347a5@rock-chips.com>
Date: Thu, 22 Jan 2026 09:41:19 +0800
From: Chaoyi Chen <chaoyi.chen@...k-chips.com>
To: Andrew Lunn <andrew@...n.ch>, Chaoyi Chen <kernel@...kyi.com>
Cc: Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, Heiko Stuebner <heiko@...ech.de>,
Quentin Schulz <quentin.schulz@...rry.de>, Jonas Karlman <jonas@...boo.se>,
Hsun Lai <i@...insx.cn>, John Clark <inindev@...il.com>,
Jimmy Hon <honyuenkwun@...il.com>, Dragan Simic <dsimic@...jaro.org>,
Michael Riesch <michael.riesch@...labora.com>,
Peter Robinson <pbrobinson@...il.com>, Alexey Charkov <alchark@...il.com>,
Shawn Lin <shawn.lin@...k-chips.com>,
Sebastian Reichel <sebastian.reichel@...labora.com>,
Andy Yan <andy.yan@...k-chips.com>, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-rockchip@...ts.infradead.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH v4 2/2] arm64: dts: rockchip: Add rk3576 evb2 board
Hi Andrew,
On 1/21/2026 9:15 PM, Andrew Lunn wrote:
>> +&mdio0 {
>> + rgmii_phy0: ethernet-phy@1 {
>> + compatible = "ethernet-phy-ieee802.3-c22";
>> + reg = <0x1>;
>> + pinctrl-names = "default";
>> + pinctrl-0 = <&rgmii_phy0_rst>;
>> + reset-assert-us = <20000>;
>> + reset-deassert-us = <100000>;
>> + reset-gpios = <&gpio3 RK_PD3 GPIO_ACTIVE_LOW>;
>> + tx-internal-delay-ps = <1900>;
>
> What PHY is this? Does it actually implement this property?
>
> It is also close to the 2000ps default. Have you put the board in an
> environment chamber and run tests at -20C to +70C to see if it will
> work with the default 2000ps?
>
It is MotorComm yt8xxx PHY. I chose 1950 here because I find that
the MotorComm PHY binding only offer the options of 1950 or 2100.
--
Best,
Chaoyi
Powered by blists - more mailing lists