[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <DGAD1M64X2PO.3CLYHIAZQRLI7@kernel.org>
Date: Mon, 09 Feb 2026 11:31:25 +0100
From: "Michael Walle" <mwalle@...nel.org>
To: "Shiji Yang" <yangshiji66@...look.com>, <linux-mtd@...ts.infradead.org>
Cc: "Tudor Ambarus" <tudor.ambarus@...aro.org>, "Pratyush Yadav"
<pratyush@...nel.org>, "Miquel Raynal" <miquel.raynal@...tlin.com>,
"Richard Weinberger" <richard@....at>, "Vignesh Raghavendra"
<vigneshr@...com>, <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] mtd: spi-nor: swp: check SR_TB flag when getting
tb_mask
On Wed Jan 28, 2026 at 1:42 PM CET, Shiji Yang wrote:
> When the chip does not support top/bottom block protect, the tb_mask
> must be set to 0, otherwise SR1 bit5 will be unexpectedly modified.
>
> Signed-off-by: Shiji Yang <yangshiji66@...look.com>
It goes all the way back to the very first commit..
Fixes: 3dd8012a8eeb ("mtd: spi-nor: add TB (Top/Bottom) protect support")
Reviewed-by: Michael Walle <mwalle@...nel.org>
-michael
Download attachment "signature.asc" of type "application/pgp-signature" (298 bytes)
Powered by blists - more mailing lists