[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <1224611460.30307.70.camel@sakura.staff.proxad.net>
Date: Tue, 21 Oct 2008 19:51:00 +0200
From: Maxime Bizon <mbizon@...ebox.fr>
To: Andy Fleming <afleming@...escale.com>
Cc: linux-mips@...ux-mips.org, netdev@...r.kernel.org
Subject: Re: [PATCH/RFC v1 10/12] [MIPS] BCM63XX: Add integrated ethernet
PHY support for phylib.
On Tue, 2008-10-21 at 12:08 -0500, Andy Fleming wrote:
Hi Andy, thanks for reviewing.
> > +config BCM63XX_PHY
> > + tristate "Drivers for Broadcom 63xx SOCs internal PHY"
> > + depends on BCM63XX
> This is probably right, but just to check: These PHYs will never be
> used outside of the BCM63xx family?
Correct, the PHY is actually inside the SOC.
> > + /* Mask interrupts globally. */
> > + reg |= MII_BCM63XX_IR_GMASK;
> > + err = phy_write(phydev, MII_BCM63XX_IR, reg);
> > + if (err < 0)
> > + return err;
> > +
> > + /* Unmask events we are interested in */
> > + reg = ~(MII_BCM63XX_IR_DUPLEX |
> > + MII_BCM63XX_IR_SPEED |
> > + MII_BCM63XX_IR_LINK) |
> > + MII_BCM63XX_IR_EN;
>
> You just cleared the global interrupt mask. I have two problems with
> that:
That should be '&=' yes, and I could do one write instead of two.
Yet the current code does not clear the global interrupt mask, IR_GMASK
bit is still set, so interrupts are disabled after init.
I will fix that, it seems another bit in this register controls a LED, I
should not force it to 1.
> The other comment I have is that these probably should go in the
> broadcom.c file. I'm not deeply tied to the notion of one file per
> company, but it has become the way it is done.
Ok will do, I just hope the file won't become too big, that would be
quite wasted space since there is no chance to find the other PHYs on
any bcm63xx boards.
Thanks
--
Maxime
--
To unsubscribe from this list: send the line "unsubscribe netdev" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Powered by blists - more mailing lists