[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20090331.203457.210552824.davem@davemloft.net>
Date: Tue, 31 Mar 2009 20:34:57 -0700 (PDT)
From: David Miller <davem@...emloft.net>
To: divy@...lsio.com
Cc: netdev@...r.kernel.org, linux-kernel@...r.kernel.org,
swise@...ngridcomputing.com
Subject: Re: [PATCH 2.6.30] cxgb3: clear shadow BAR registers
From: Divy Le Ray <divy@...lsio.com>
Date: Tue, 31 Mar 2009 17:58:54 -0700
> From: Divy Le Ray <divy@...lsio.com>
>
> Ensure that internal shadow BAR registers are cleared on 32-bit platforms.
>
> Signed-off-by: Divy Le Ray <divy@...lsio.com>
Why is this a problem and why is it not possible to rely
on these being setup to zero by either the BIOS or the PCI
layer?
At best this is a PCI quirk and not something that belongs
in the driver.
I'm not applying this.
--
To unsubscribe from this list: send the line "unsubscribe netdev" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Powered by blists - more mailing lists