lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAH=tA9HHqQMhs5_qdc63BsT1BW0jvmoEChbsgzvn-LKqbUt1zQ@mail.gmail.com>
Date:	Wed, 1 Jul 2015 18:53:13 +0300
From:	Nicolae Rosia <nicolae.rosia@...il.com>
To:	Eric Dumazet <eric.dumazet@...il.com>
Cc:	Nicolae Rosia <nicolae.rosia@...tsign.ro>,
	Nicolas Ferre <nicolas.ferre@...el.com>,
	netdev <netdev@...r.kernel.org>
Subject: Re: [PATCH net-next] net: macb: replace literal constant with NET_IP_ALIGN

On Wed, Jul 1, 2015 at 6:33 PM, Eric Dumazet <eric.dumazet@...il.com> wrote:
[...]
> This only matters in terms of few nano seconds per packet, so for 10Gb+
> NIC anyway. Absolute noise for most NIC.
>
I'll give it a try and benchmark.
I achieved a huge speedup by moving TX into napi [0], but my hardware doesn't
support multiple TX queues and I can't test that situation.

> Yes, but main question is : Do you have the hardware to test your
> changes ?
Yes, I have a Xilinx ZC706 board with a Zynq7 XC7Z045 processor [1]

[0] https://patchwork.ozlabs.org/patch/488949/
[1] http://www.xilinx.com/products/boards-and-kits/ek-z7-zc706-g.html
--
To unsubscribe from this list: send the line "unsubscribe netdev" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ