lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:	Sat, 2 Jul 2016 10:01:34 -0700
From:	Florian Fainelli <f.fainelli@...il.com>
To:	Stefan Hauser <stefan@...user.net>, netdev@...r.kernel.org,
	Dan Murphy <dmurphy@...com>
Subject: Re: [PATCH] net: phy: dp83867: Fix initialization of PHYCR register

Le 01/07/2016 13:35, Stefan Hauser a écrit :
> When initializing the PHY control register, the FIFO depth bits are
> written without reading the previous register value, i.e. all other
> bits are overwritten with zero. This disables automatic MDI-X
> configuration, which is enabled by default. Fix initialization by doing
> a read/modify/write operation.
> 
> Signed-off-by: Stefan Hauser <stefan@...user.net>

Reviewed-by: Florian Fainelli <f.fainelli@...il.com>
Fixes: 2a10154abcb7 ("net: phy: dp83867: Add TI dp83867 phy")
-- 
Florian

Powered by blists - more mailing lists