[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20170321155054.2f4cb921@free-electrons.com>
Date: Tue, 21 Mar 2017 15:50:54 +0100
From: Thomas Petazzoni <thomas.petazzoni@...e-electrons.com>
To: Giuseppe CAVALLARO <peppe.cavallaro@...com>
Cc: Alexandre Torgue <alexandre.torgue@...com>,
<netdev@...r.kernel.org>, Viresh Kumar <vireshk@...nel.org>,
Shiraz Hashim <shiraz.linux.kernel@...il.com>,
<linux-arm-kernel@...ts.infradead.org>
Subject: Re: stmmac still supporting spear600 ?
Hello,
On Thu, 9 Mar 2017 15:56:31 +0100, Giuseppe CAVALLARO wrote:
> On 3/9/2017 10:32 AM, Thomas Petazzoni wrote:
>
> > OK, I'll have a look. However, I'm still confused by this DMA_RESET bit
> > that never clears, contrary to what the datasheet says. Are there some
> > erratas?
>
> I suggest you to take a look at the tx/rx clocks from PHY.
> You have to provide these otherwise you cannot reset the engine.
Thanks for the hint.
Further research has revealed that everything is working fine on a
platform with a Gigabit PHY connected via GMII.
However, on a different platform (which I'm using) with a 10/100 PHY
connected via MII, DMA_RESET never clears, and networking doesn't work.
The SMSC PHY LAN8700 is also supposed to be providing the clock through
its TX_CLK pin. I double checked, and both the MAC and PHY are in MII
mode, but still no luck so far.
Of course, if you have any suggestion or hint, I'm all ears :)
Thanks,
Thomas
--
Thomas Petazzoni, CTO, Free Electrons
Embedded Linux and Kernel engineering
http://free-electrons.com
Powered by blists - more mailing lists