[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <118dee30-69a8-4ee0-791d-a46d268af3b4@huawei.com>
Date: Wed, 5 Apr 2017 14:05:30 +0100
From: John Garry <john.garry@...wei.com>
To: Ding Tianhong <dingtianhong@...wei.com>,
David Miller <davem@...emloft.net>
CC: <catalin.marinas@....com>, <will.deacon@....com>,
<mark.rutland@....com>, <robin.murphy@....com>,
<jeffrey.t.kirsher@...el.com>, <alexander.duyck@...il.com>,
<linux-arm-kernel@...ts.infradead.org>, <netdev@...r.kernel.org>,
<intel-wired-lan@...ts.osuosl.org>, Linuxarm <linuxarm@...wei.co>
Subject: Re: [PATCH net-next 1/4] ixgbe: sparc: rename the
ARCH_WANT_RELAX_ORDER to IXGBE_ALLOW_RELAXED_ORDER
On 02/04/2017 07:49, Ding Tianhong wrote:
>
>
> On 2017/4/2 2:26, David Miller wrote:
>> From: Ding Tianhong <dingtianhong@...wei.com>
>> Date: Sat, 1 Apr 2017 15:25:51 +0800
>>
>>> Till now only the Intel ixgbe could support enable
>>> Relaxed ordering in the drivers for special architecture,
>>> but the ARCH_WANT_RELAX_ORDER is looks like a general name
>>> for all arch, so rename to a specific name for intel
>>> card looks more appropriate.
>>>
>>> Signed-off-by: Ding Tianhong <dingtianhong@...wei.com>
>>
>> This is not a driver specific facility.
>>
>> Any driver can test this symbol and act accordingly.
>>
>> Just because IXGBE is the first and only user, doesn't mean
>> the facility is driver specific.
>>
>
> Understand clearly,but the ARCH_WANT_RELAX_ORDER is really too generic and simple,
> cause much misleading to indicate that it looks like the hack code for some architecture.
> what do you think of the ETHERNET_ALLOW_RELAXED_ORDER in the drivers/net/ethernet/*,
> it will only affect ethernet and not only for Ixgbe.
>
Hi Ding,
I think the actual original config ARCH_WANT_RELAX_ORDER is quite
dubious, and it does not really tell us which feature(s) of the
architecture supports this (if indeed it is arch specific).
According to the original commit, 1a8b6d76dc5b net:add one common config
ARCH_WANT_RELAX_ORDER to support relax ordering, this is specific to
SPARC only:
"Currently it only supports one special cpu architecture(SPARC) in 82599
driver to enable RO feature, this is not very common for other cpu
architecture which really needs RO feature".
This sounds wooly.
So I think that we need to know which specific architecture, memory
model, or PCI host/port/EP features, or combination of them, allows this
so called relaxed ordering.
And a config option is probably not even the proper check.
John
> Thanks
> Ding
>
>
>> Thank you.
>>
>> .
>>
>
>
> .
>
Powered by blists - more mailing lists