lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <CADRPPNR3-skaahtUJ=8vUPYSHj69QXf22Na7OtxFePCh8uoX9Q@mail.gmail.com> Date: Tue, 5 Feb 2019 12:38:38 -0600 From: Li Yang <leoyang.li@....com> To: Pankaj Bansal <pankaj.bansal@....com> Cc: "shawnguo@...nel.org" <shawnguo@...nel.org>, "andrew@...n.ch" <andrew@...n.ch>, "f.fainelli@...il.com" <f.fainelli@...il.com>, "netdev@...r.kernel.org" <netdev@...r.kernel.org>, "linux-arm-kernel@...ts.infradead.org" <linux-arm-kernel@...ts.infradead.org>, David Miller <davem@...emloft.net> Subject: Re: [PATCH v2] arm64: dts: lx2160aqds: Add mdio mux nodes On Tue, Feb 5, 2019 at 6:26 AM Pankaj Bansal <pankaj.bansal@....com> wrote: > > Hi Shawn/Leo, > > If you have no more comments, can you please merge this path in your branch? > in same branch in which you have accepted LX2160AQDS board patches. It can be merged through the ARM SoC tree. But there are still comments remain to be addressed. > > Regards, > Pankaj Bansal > > > -----Original Message----- > > From: David Miller [mailto:davem@...emloft.net] > > Sent: Monday, 4 February, 2019 10:21 PM > > To: Pankaj Bansal <pankaj.bansal@....com> > > Cc: shawnguo@...nel.org; Leo Li <leoyang.li@....com>; andrew@...n.ch; > > f.fainelli@...il.com; netdev@...r.kernel.org; linux-arm- > > kernel@...ts.infradead.org > > Subject: Re: [PATCH v2] arm64: dts: lx2160aqds: Add mdio mux nodes > > > > From: Pankaj Bansal <pankaj.bansal@....com> > > Date: Mon, 4 Feb 2019 08:51:57 +0000 > > > > > The two external MDIO buses used to communicate with phy devices that > > > are external to SOC are muxed in LX2160AQDS board. > > > > > > These buses can be routed to any one of the eight IO slots on > > > LX2160AQDS board depending on value in fpga register 0x54. > > > > > > Additionally the external MDIO1 is used to communicate to the onboard > > > RGMII phy devices. > > > > > > The mdio1 is controlled by bits 4-7 of fpga register and mdio2 is > > > controlled by bits 0-3 of fpga register. > > > > > > Signed-off-by: Pankaj Bansal <pankaj.bansal@....com> > > > > Am I applying this to my networking tree or are the ARM folks taking this?
Powered by blists - more mailing lists