[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20190424130440.GA5196@ziepe.ca>
Date: Wed, 24 Apr 2019 10:04:40 -0300
From: Jason Gunthorpe <jgg@...pe.ca>
To: Leon Romanovsky <leon@...nel.org>
Cc: Doug Ledford <dledford@...hat.com>,
Leon Romanovsky <leonro@...lanox.com>,
RDMA mailing list <linux-rdma@...r.kernel.org>,
Ariel Levkovich <lariel@...lanox.com>,
Eli Cohen <eli@...lanox.com>, Mark Bloch <markb@...lanox.com>,
Saeed Mahameed <saeedm@...lanox.com>,
linux-netdev <netdev@...r.kernel.org>
Subject: Re: [PATCH rdma-next 4/8] IB/mlx5: Add steering SW ICM device memory
type
On Sun, Mar 31, 2019 at 07:44:46PM +0300, Leon Romanovsky wrote:
> From: Ariel Levkovich <lariel@...lanox.com>
>
> This patch adds support for allocating, deallocating and registering
> a new device memory type, STEERING_SW_ICM.
> This memory can be allocated and used by a privileged user for direct
> rule insertion and management of the device's steering tables.
>
> The type is provided by the user via the dedicated attribute in
> the alloc_dm ioctl command.
>
> Signed-off-by: Ariel Levkovich <lariel@...lanox.com>
> Reviewed-by: Eli Cohen <eli@...lanox.com>
> Reviewed-by: Mark Bloch <markb@...lanox.com>
> Signed-off-by: Leon Romanovsky <leonro@...lanox.com>
> drivers/infiniband/hw/mlx5/Kconfig | 2 +-
> drivers/infiniband/hw/mlx5/cmd.c | 127 +++++++++++++++++++-
> drivers/infiniband/hw/mlx5/cmd.h | 6 +-
> drivers/infiniband/hw/mlx5/main.c | 136 +++++++++++++++++++++-
> drivers/infiniband/hw/mlx5/mlx5_ib.h | 17 +++
> drivers/infiniband/hw/mlx5/mr.c | 7 ++
> include/uapi/rdma/mlx5_user_ioctl_verbs.h | 2 +
> 7 files changed, 291 insertions(+), 6 deletions(-)
>
> diff --git a/drivers/infiniband/hw/mlx5/Kconfig b/drivers/infiniband/hw/mlx5/Kconfig
> index 8d651c05de62..347d457fcb2f 100644
> +++ b/drivers/infiniband/hw/mlx5/Kconfig
> @@ -1,6 +1,6 @@
> config MLX5_INFINIBAND
> tristate "Mellanox 5th generation network adapters (ConnectX series) support"
> - depends on NETDEVICES && ETHERNET && PCI && MLX5_CORE
> + depends on NETDEVICES && ETHERNET && PCI && MLX5_CORE && PHYS_ADDR_T_64BIT
Why do we need this?
Jason
Powered by blists - more mailing lists