[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20191015201416.GA2266@nanopsycho>
Date: Tue, 15 Oct 2019 22:14:16 +0200
From: Jiri Pirko <jiri@...nulli.us>
To: Jakub Kicinski <jakub.kicinski@...ronome.com>
Cc: netdev@...r.kernel.org, davem@...emloft.net, andrew@...n.ch,
f.fainelli@...il.com, hkallweit1@...il.com, mlxsw@...lanox.com
Subject: Re: [patch net-next v2 0/2] mlxsw: Add support for 400Gbps (50Gbps
per lane) link modes
Tue, Oct 15, 2019 at 09:07:57PM CEST, jakub.kicinski@...ronome.com wrote:
>On Sat, 12 Oct 2019 18:27:56 +0200, Jiri Pirko wrote:
>> From: Jiri Pirko <jiri@...lanox.com>
>>
>> Add 400Gbps bits to ethtool and introduce support in mlxsw. These modes
>> are supported by the Spectrum-2 switch ASIC.
>
>Thanks for the update, looks good to me!
>
>Out of curiosity - why did we start bunching up LR, ER and FR?
No clue. But it's been done like that for other speeds too.
Powered by blists - more mailing lists