[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <20201001.123615.1591963639987173277.davem@davemloft.net>
Date: Thu, 01 Oct 2020 12:36:15 -0700 (PDT)
From: David Miller <davem@...emloft.net>
To: hkallweit1@...il.com
Cc: kuba@...nel.org, nic_swsd@...ltek.com, netdev@...r.kernel.org,
ptesarik@...e.cz, hdegoede@...hat.com
Subject: Re: [PATCH net] r8169: fix handling ether_clk
From: Heiner Kallweit <hkallweit1@...il.com>
Date: Thu, 1 Oct 2020 08:44:19 +0200
> Petr reported that system freezes on r8169 driver load on a system
> using ether_clk. The original change was done under the assumption
> that the clock isn't needed for basic operations like chip register
> access. But obviously that was wrong.
> Therefore effectively revert the original change, and in addition
> leave the clock active when suspending and WoL is enabled. Chip may
> not be able to process incoming packets otherwise.
>
> Fixes: 9f0b54cd1672 ("r8169: move switching optional clock on/off to pll power functions")
> Reported-by: Petr Tesarik <ptesarik@...e.cz>
> Tested-by: Petr Tesarik <ptesarik@...e.cz>
> Signed-off-by: Heiner Kallweit <hkallweit1@...il.com>
Applied.
Powered by blists - more mailing lists