netdev - RE: Marvell 88E1512 PHY LED2 mode mismatch with Elkhartlake pin mode

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <DM4PR11MB609541669084880AF23FDCCCCA979@DM4PR11MB6095.namprd11.prod.outlook.com>
Date:   Wed, 27 Jul 2022 02:40:42 +0000
From:   "Ong, Boon Leong" <boon.leong.ong@...el.com>
To:     Gilles BULOZ <gilles.buloz@...tron.com>,
        Andrew Lunn <andrew@...n.ch>
CC:     "netdev@...r.kernel.org" <netdev@...r.kernel.org>
Subject: RE: Marvell 88E1512 PHY LED2 mode mismatch with Elkhartlake pin mode

>Is the PHY interrupt needed to support WakeOnLan ?
>And is the PHY POLL mode what we have on the EHL CRB (I don't have the CRB
>here so I can't check that) ?

Gilles, I have sent you a separate email to channel to question to intel ticket.