lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <Y1p3m9lEMuJg1pUe@lunn.ch> Date: Thu, 27 Oct 2022 14:20:43 +0200 From: Andrew Lunn <andrew@...n.ch> To: Camel Guo <camelg@...s.com> Cc: Camel Guo <Camel.Guo@...s.com>, "David S. Miller" <davem@...emloft.net>, Eric Dumazet <edumazet@...gle.com>, Florian Fainelli <f.fainelli@...il.com>, Jakub Kicinski <kuba@...nel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>, Paolo Abeni <pabeni@...hat.com>, Rob Herring <robh+dt@...nel.org>, Russell King <linux@...linux.org.uk>, Vivien Didelot <vivien.didelot@...il.com>, Vladimir Oltean <olteanv@...il.com>, "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>, "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>, "netdev@...r.kernel.org" <netdev@...r.kernel.org>, Rob Herring <robh@...nel.org>, kernel <kernel@...s.com> Subject: Re: [RFC net-next 2/2] net: dsa: Add driver for Maxlinear GSW1XX switch > >> +} > >> + > >> +static int gsw1xx_mdio_wr(struct mii_bus *bus, int addr, int reg, u16 val) > >> +{ > >> + struct gsw1xx_priv *priv = bus->priv; > >> + int err; > > > > Please check for C45 and return -EOPNOTSUPP. > > Maybe not need. According to the datasheet of gsw145 "The interface uses the > serial protocol defined by IEEE 802.3, clause 22.", I think it is enough to > add "ds->slave_mii_bus->probe_capabilities = MDIOBUS_C22" into gsw1xx_mdio. It > probe_capabilities is static and never changes. probe_capabilities only limits probing the bus when it is registered. It does not prevent C45 transfers from being requested by PHY drivers. And there are some funky PHY drivers which mix C22 and C45. They can probe via C22 and then use C45. So it is much better to check and return an error if requested to do something which the hardware cannot do. Also, if you don't check, and convert a C45 request into a C22 request, you often end up with really odd accesses, depending on the hardware, reads could become writes, etc. > > I noticed there is no tagging protocol defined. How are frames > > direction out a specific port? > > Yes, this chip supports Special Tags which should be enabled, but unfortunately > I have no make it work. You need to make this work. You added support to set the port spanning tree status. But that makes no sense if you cannot send/receive bridge PDUs out specific ports, etc. > The chip in my dev board works in self-start, managed switch mode. So far, it > works fine on this board. > > > > > I've also not yet looked at the overlap with lantiq_gswip.c. > > The version of GSWIP changes and also the management interface of > it is memory-mapped io. I tried to use the same logic in my gsw145 chip > (with mdio interface update), lots of parts (e.g: fdb, vlan) don't work > at all. There has been past attempts at a driver for this hardware and it was argued that they are sufficiently different that a new driver was needed. As i said, i've not compared the code yet, so i cannot comment on that yet. Andrew
Powered by blists - more mailing lists