lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 22 Dec 2022 15:50:30 -0800 From: Jacob Keller <jacob.e.keller@...el.com> To: Arun Ramadoss <arun.ramadoss@...rochip.com>, <linux-kernel@...r.kernel.org>, <netdev@...r.kernel.org> CC: <woojung.huh@...rochip.com>, <UNGLinuxDriver@...rochip.com>, <andrew@...n.ch>, <vivien.didelot@...il.com>, <f.fainelli@...il.com>, <olteanv@...il.com>, <davem@...emloft.net>, <edumazet@...gle.com>, <kuba@...nel.org>, <pabeni@...hat.com>, <linux@...linux.org.uk>, <Tristram.Ha@...rochip.com>, <richardcochran@...il.com>, <ceggers@...i.de> Subject: Re: [RFC Patch net-next v5 01/13] net: dsa: microchip: ptp: add the posix clock support On 12/21/2022 1:46 AM, Arun Ramadoss wrote: > From: Christian Eggers <ceggers@...i.de> > > This patch implement routines (adjfine, adjtime, gettime and settime) > for manipulating the chip's PTP clock. It registers the ptp caps > to posix clock register. > > Signed-off-by: Christian Eggers <ceggers@...i.de> > Co-developed-by: Arun Ramadoss <arun.ramadoss@...rochip.com> > Signed-off-by: Arun Ramadoss <arun.ramadoss@...rochip.com> > Reviewed-by: Vladimir Oltean <olteanv@...il.com> # mostly api > Reviewed-by: Florian Fainelli <f.fainelli@...il.com> > --- > v4 -> v5 > - Used the diff_by_scaled_ppm helper function in adjfine > Thanks! This version looks good to me. Reviewed-by: Jacob Keller <jacob.e.keller@...el.com>
Powered by blists - more mailing lists