lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <ZG+pQ95pU2yn7LlR@builder> Date: Thu, 25 May 2023 20:30:27 +0200 From: Ramón Nordin Rodriguez <ramon.nordin.rodriguez@...roamp.se> To: Parthiban Veerasooran <Parthiban.Veerasooran@...rochip.com> Cc: andrew@...n.ch, hkallweit1@...il.com, linux@...linux.org.uk, davem@...emloft.net, edumazet@...gle.com, kuba@...nel.org, pabeni@...hat.com, netdev@...r.kernel.org, linux-kernel@...r.kernel.org, horatiu.vultur@...rochip.com, Woojung.Huh@...rochip.com, Nicolas.Ferre@...rochip.com, Thorsten.Kummermehr@...rochip.com Subject: Re: [PATCH net-next v3 5/6] net: phy: microchip_t1s: remove unnecessary interrupts disabling code On Wed, May 24, 2023 at 08:15:38PM +0530, Parthiban Veerasooran wrote: > By default, except Reset Complete interrupt in the Interrupt Mask 2 > Register all other interrupts are disabled/masked. As Reset Complete > status is already handled, it doesn't make sense to disable it. > > Reviewed-by: Andrew Lunn <andrew@...n.ch> > Signed-off-by: Parthiban Veerasooran <Parthiban.Veerasooran@...rochip.com> > --- Reviewed-by: Ramón Nordin Rodriguez <ramon.nordin.rodriguez@...roamp.se> Tested-by: Ramón Nordin Rodriguez <ramon.nordin.rodriguez@...roamp.se> Testing has been pretty rudamentary, but the procedure has been as follows: * Hotplug 2 devices * Unload and reload the lkm * Ping 2 devices over ipv6 link local addresses All testing has been performed with the EVB-LAN8670-USB
Powered by blists - more mailing lists