lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date: Thu, 23 Nov 2023 12:20:24 +0100
From: Robert Marko <>
To: Andrew Lunn <>
Cc: Christian Marangi <>, "David S. Miller" <>, 
	Eric Dumazet <>, Jakub Kicinski <>, Paolo Abeni <>, 
	Rob Herring <>, 
	Krzysztof Kozlowski <>, Conor Dooley <>, 
	Andy Gross <>, Bjorn Andersson <>, 
	Konrad Dybcio <>, Heiner Kallweit <>, 
	Russell King <>, Florian Fainelli <>, 
	Broadcom internal kernel review list <>, 
	Daniel Golle <>, Qingfang Deng <>, 
	SkyLake Huang <>, Matthias Brugger <>, 
	AngeloGioacchino Del Regno <>, 
	David Epping <>, 
	Vladimir Oltean <>, "Russell King (Oracle)" <>, 
	Harini Katakam <>, Simon Horman <>,,,,,,
Subject: Re: [net-next RFC PATCH 12/14] dt-bindings: net: Document Qcom
 QCA807x PHY package

On Thu, Nov 23, 2023 at 3:15 AM Andrew Lunn <> wrote:
> > +  They feature 2 SerDes, one for PSGMII or QSGMII connection with
> > +  MAC, while second one is SGMII for connection to MAC or fiber.
> Can you connect 1/5 of the PSGMII SERDES to the SGMII SERDES? So
> making use of the PHY as a media converter to connect to an SFP cage?
> I assume the SGMII serdes can also do 1000BaseX?
> How do you describe what the SGMII SERDES is connected to?

Hi Andrew,
I think that the description is confusing.
QCA807x supports 3 different modes:
1. PSGMII (5 copper ports)
2. PSGMII (4 copper ports + 1 combo port)

So, in case option 2 is selected then the combo port can also be used for
1000Base-X and 100Base-FX modules or copper and it will autodetect the
exact media.
This is supported via the SFP op-s and I have been using it without issues
for a while.

I have not tested option 3 in combination with SFP to the copper
module so I cant
say whether that works.
>From what I can gather from the typical usage examples in the
datasheet, this QSMII+SGMII
mode is basically intended as a backward compatibility thing as only
support so that you could still use SoC-s with QSGMII and SGMII support only.

So there is no way to control the SerDes-es individually, only the
global mode can be changed via
the Chip configuration register in the Combo port.

You can see the block diagram of this PHY in this public PDF on page 2[1].


>   Andrew

Robert Marko
Staff Embedded Linux Engineer
Sartura Ltd.
Lendavska ulica 16a
10000 Zagreb, Croatia

Powered by blists - more mailing lists