netdev - Re: [PATCH net-next v5 06/14] net: ethernet: oa_tc6: implement internal PHY initialization

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <c1d3e601-80e3-4dd5-9eac-a8305af5b3b3@lunn.ch>
Date: Sun, 11 Aug 2024 17:47:37 +0200
From: Andrew Lunn <andrew@...n.ch>
To: Parthiban Veerasooran <Parthiban.Veerasooran@...rochip.com>
Cc: davem@...emloft.net, edumazet@...gle.com, kuba@...nel.org,
	pabeni@...hat.com, horms@...nel.org, saeedm@...dia.com,
	anthony.l.nguyen@...el.com, netdev@...r.kernel.org,
	linux-kernel@...r.kernel.org, corbet@....net,
	linux-doc@...r.kernel.org, robh+dt@...nel.org,
	krzysztof.kozlowski+dt@...aro.org, conor+dt@...nel.org,
	devicetree@...r.kernel.org, horatiu.vultur@...rochip.com,
	ruanjinjie@...wei.com, steen.hegelund@...rochip.com,
	vladimir.oltean@....com, masahiroy@...nel.org,
	alexanderduyck@...com, krzk+dt@...nel.org, robh@...nel.org,
	rdunlap@...radead.org, hkallweit1@...il.com, linux@...linux.org.uk,
	UNGLinuxDriver@...rochip.com, Thorsten.Kummermehr@...rochip.com,
	Pier.Beruto@...emi.com, Selvamani.Rajagopal@...emi.com,
	Nicolas.Ferre@...rochip.com, benjamin.bigler@...nformulastudent.ch,
	linux@...ler.io
Subject: Re: [PATCH net-next v5 06/14] net: ethernet: oa_tc6: implement
 internal PHY initialization

On Tue, Jul 30, 2024 at 09:38:58AM +0530, Parthiban Veerasooran wrote:
> Internal PHY is initialized as per the PHY register capability supported
> by the MAC-PHY. Direct PHY Register Access Capability indicates if PHY
> registers are directly accessible within the SPI register memory space.
> Indirect PHY Register Access Capability indicates if PHY registers are
> indirectly accessible through the MDIO/MDC registers MDIOACCn defined in
> OPEN Alliance specification. Currently the direct register access is only
> supported.
> 
> Signed-off-by: Parthiban Veerasooran <Parthiban.Veerasooran@...rochip.com>

Reviewed-by: Andrew Lunn <andrew@...n.ch>

    Andrew