lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20250120144756.60f0879f@kernel.org>
Date: Mon, 20 Jan 2025 14:47:56 -0800
From: Jakub Kicinski <kuba@...nel.org>
To: Milos Reljin <milos_reljin@...look.com>
Cc: andrei.botila@....nxp.com, andrew@...n.ch, hkallweit1@...il.com,
 linux@...linux.org.uk, davem@...emloft.net, edumazet@...gle.com,
 pabeni@...hat.com, netdev@...r.kernel.org, linux-kernel@...r.kernel.org,
 milos.reljin@...rk.com
Subject: Re: [PATCH] net: phy: c45-tjaxx: add delay between MDIO write and
 read in soft_reset

On Thu, 16 Jan 2025 14:55:39 +0000 Milos Reljin wrote:
> Add delay before first MDIO read following MDIO write in soft_reset
> function. Without this, soft_reset fails and PHY init cannot complete.

A bit more info about the problem would be good.

Does the problem happen every time for you, if not how often?

What PHY chip do you see this with exactly? The driver supports
at least two. If you can repro with a evaluation / development /
reference board of some sort please also mention which.
-- 
pw-bot: cr

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ