netdev - Re: net: phy: Motorcomm YT85xx reset issue

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <20250717064854.14ecf4cc@kernel.org>
Date: Thu, 17 Jul 2025 06:48:54 -0700
From: Jakub Kicinski <kuba@...nel.org>
To: 练亮斌 <jjm2473@...il.com>
Cc: netdev@...r.kernel.org, Frank.Sae@...or-comm.com
Subject: Re: net: phy: Motorcomm YT85xx reset issue

On Wed, 16 Jul 2025 10:30:36 +0800 练亮斌 wrote:
> nanopi-r2c has a stmmac, which uses clock from yt8521s,
> `ip link set dev eth0 down; sleep 1; ip link set dev eth0 up` will
> trigger a hard reset on yt8521s (`reset-gpios`), but
> `motorcomm,clk-out-frequency-hz` is not applied after reset, then
> stmmac die:

Is this a regression or you're trying to figure out how to make it work?