[<prev] [next>] [day] [month] [year] [list]
Message-ID: <aJvjHrDM1U5_r1gq@xhacker>
Date: Wed, 13 Aug 2025 08:58:06 +0800
From: Jisheng Zhang <jszhang@...nel.org>
To: Andrew Lunn <andrew@...n.ch>, Russell King <linux@...linux.org.uk>,
Florian Fainelli <florian.fainelli@...adcom.com>,
Jakub Kicinski <kuba@...nel.org>,
"David S. Miller" <davem@...emloft.net>
Cc: netdev@...r.kernel.org
Subject: [RFC] mdio demux multiplexer driver
Hi,
Assume we have the following implementation:
----------
|mmio reg|
----------
|
-------- | -------
| MAC0 |--MDIO-----| PHY |
-------- | | -------
| |
-------- | | -------
| MAC1 |-- ----| PHY |
-------- -------
Both MAC0 and MAC1 have MDIO bus masters, and tie together to
a single set of clock and data lines, which go to some PHYs. While
there's a mmio reg to control which MAC mdio master can operate
the single mdio clock and data lines, so only one MAC can operate
the mdio clock and data lines.
We also need to fully support three use cases: only MAC0 + PHY is used
on board; only MAC1 + PHY is used on board; MAC0 + MAC1 + PHYs are
all used.
How can this be modeled in current mdio? It looks like a kind of demux,
so my initial plan is implement a mdio-demux driver, which firstly
switch mdio master then call the master's corresponding ops such as
read, write, read_c45, write_c45 and so on. What do you think about
this RFC? Any comment/suggestion is appreciated!
thanks
Powered by blists - more mailing lists