[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <60bd1571-e293-4748-adde-396bf193bac2@bootlin.com>
Date: Thu, 6 Nov 2025 11:15:20 +0100
From: Maxime Chevallier <maxime.chevallier@...tlin.com>
To: "Russell King (Oracle)" <rmk+kernel@...linux.org.uk>,
Andrew Lunn <andrew@...n.ch>, Heiner Kallweit <hkallweit1@...il.com>
Cc: Alexandre Torgue <alexandre.torgue@...s.st.com>,
Andrew Lunn <andrew+netdev@...n.ch>, "David S. Miller"
<davem@...emloft.net>, Eric Dumazet <edumazet@...gle.com>,
Jakub Kicinski <kuba@...nel.org>, linux-arm-kernel@...ts.infradead.org,
linux-stm32@...md-mailman.stormreply.com,
Maxime Coquelin <mcoquelin.stm32@...il.com>, netdev@...r.kernel.org,
Paolo Abeni <pabeni@...hat.com>
Subject: Re: [PATCH net-next v2 08/11] net: stmmac: ingenic: simplify
mac_set_mode() methods
On 06/11/2025 09:57, Russell King (Oracle) wrote:
> x1000, x1600 and x1830 only accept RMII mode. PHY_INTF_SEL_RMII is only
> selected with PHY_INTERFACE_MODE_RMII, and PHY_INTF_SEL_RMII has been
> validated by the SoC's .valid_phy_intf_sel bitmask. Thus, checking the
> interface mode in these functions becomes unnecessary. Remove these.
>
> jz4775 is similar, except for a greater set of PHY_INTF_SEL_x valies.
> Also remove the switch statement here.
>
> Signed-off-by: Russell King (Oracle) <rmk+kernel@...linux.org.uk>
Reviewed-by: Maxime Chevallier <maxime.chevallier@...tlin.com>
Maxime
> ---
> .../ethernet/stmicro/stmmac/dwmac-ingenic.c | 50 +------------------
> 1 file changed, 2 insertions(+), 48 deletions(-)
>
> diff --git a/drivers/net/ethernet/stmicro/stmmac/dwmac-ingenic.c b/drivers/net/ethernet/stmicro/stmmac/dwmac-ingenic.c
> index 539513890db1..7b2576fbb1e1 100644
> --- a/drivers/net/ethernet/stmicro/stmmac/dwmac-ingenic.c
> +++ b/drivers/net/ethernet/stmicro/stmmac/dwmac-ingenic.c
> @@ -75,22 +75,6 @@ static int jz4775_mac_set_mode(struct plat_stmmacenet_data *plat_dat,
> struct ingenic_mac *mac = plat_dat->bsp_priv;
> unsigned int val;
>
> - switch (plat_dat->phy_interface) {
> - case PHY_INTERFACE_MODE_MII:
> - case PHY_INTERFACE_MODE_GMII:
> - case PHY_INTERFACE_MODE_RMII:
> - case PHY_INTERFACE_MODE_RGMII:
> - case PHY_INTERFACE_MODE_RGMII_ID:
> - case PHY_INTERFACE_MODE_RGMII_TXID:
> - case PHY_INTERFACE_MODE_RGMII_RXID:
> - break;
> -
> - default:
> - dev_err(mac->dev, "Unsupported interface %s\n",
> - phy_modes(plat_dat->phy_interface));
> - return -EINVAL;
> - }
> -
> val = FIELD_PREP(MACPHYC_PHY_INFT_MASK, phy_intf_sel) |
> FIELD_PREP(MACPHYC_TXCLK_SEL_MASK, MACPHYC_TXCLK_SEL_INPUT);
>
> @@ -103,16 +87,6 @@ static int x1000_mac_set_mode(struct plat_stmmacenet_data *plat_dat,
> {
> struct ingenic_mac *mac = plat_dat->bsp_priv;
>
> - switch (plat_dat->phy_interface) {
> - case PHY_INTERFACE_MODE_RMII:
> - break;
> -
> - default:
> - dev_err(mac->dev, "Unsupported interface %s\n",
> - phy_modes(plat_dat->phy_interface));
> - return -EINVAL;
> - }
> -
> /* Update MAC PHY control register */
> return regmap_update_bits(mac->regmap, 0, mac->soc_info->mask, 0);
> }
> @@ -123,16 +97,6 @@ static int x1600_mac_set_mode(struct plat_stmmacenet_data *plat_dat,
> struct ingenic_mac *mac = plat_dat->bsp_priv;
> unsigned int val;
>
> - switch (plat_dat->phy_interface) {
> - case PHY_INTERFACE_MODE_RMII:
> - break;
> -
> - default:
> - dev_err(mac->dev, "Unsupported interface %s\n",
> - phy_modes(plat_dat->phy_interface));
> - return -EINVAL;
> - }
> -
> val = FIELD_PREP(MACPHYC_PHY_INFT_MASK, phy_intf_sel);
>
> /* Update MAC PHY control register */
> @@ -145,18 +109,8 @@ static int x1830_mac_set_mode(struct plat_stmmacenet_data *plat_dat,
> struct ingenic_mac *mac = plat_dat->bsp_priv;
> unsigned int val;
>
> - switch (plat_dat->phy_interface) {
> - case PHY_INTERFACE_MODE_RMII:
> - val = FIELD_PREP(MACPHYC_MODE_SEL_MASK, MACPHYC_MODE_SEL_RMII);
> - break;
> -
> - default:
> - dev_err(mac->dev, "Unsupported interface %s\n",
> - phy_modes(plat_dat->phy_interface));
> - return -EINVAL;
> - }
> -
> - val |= FIELD_PREP(MACPHYC_PHY_INFT_MASK, phy_intf_sel);
> + val = FIELD_PREP(MACPHYC_MODE_SEL_MASK, MACPHYC_MODE_SEL_RMII) |
> + FIELD_PREP(MACPHYC_PHY_INFT_MASK, phy_intf_sel);
>
> /* Update MAC PHY control register */
> return regmap_update_bits(mac->regmap, 0, mac->soc_info->mask, val);
Powered by blists - more mailing lists