phc-discussions - Chip size

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-ID: <BY2PR03MB554120EC2C07EFC5E4862E9A7430@BY2PR03MB554.namprd03.prod.outlook.com>
Date: Mon, 12 Jan 2015 20:41:24 +0000
From: Marsh Ray <maray@...rosoft.com>
To: PHC-discuss <discussions@...sword-hashing.net>
Subject: Chip size

Just remembered this photo [attached] I took at Defcon last summer. The EFF was auctioning off donated items as a fundraiser.

If you look closely, you can see that this wafer is not an array of smaller chips. It is *one big circuit*, possibly some kind of CCD imager for a telescope or imaging satellite.

Of course, such a large circuit is likely to result in a low yield, which perhaps explains how they ended up in the kitsch supply chain. But it is an existence proof that wafer-sized circuits are possible, modulo thermal solutions.

-          Marsh

Content of type "text/html" skipped

Download attachment "wafer2007.jpg" of type "image/jpeg" (124942 bytes)