[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <481BB512.6030101@zytor.com>
Date: Fri, 02 May 2008 17:42:58 -0700
From: "H. Peter Anvin" <hpa@...or.com>
To: Roland Dreier <rdreier@...co.com>
CC: "Moore\, Eric" <Eric.Moore@....com>, linux-kernel@...r.kernel.org
Subject: Re: HELP: Is writeq an atomic operation??
Roland Dreier wrote:
> > Is a 64bit write to MMIO registers an atomic operation when using the
> > writeq API?
> >
> > My concern is when I send 64bit data via writeq, will it be sent out as
> > two 32 bit writes? If so, is it possible that another CPU be sending
> > the data at the same time. Meaning can I write the 1st 32bit data from
> > CPU-A, meanwhile CPU-B is writing his 32bit data at the same time, and
> > CPU-A didn't complete the full 64bit in one shot. If this could occur,
> > is there an API that I can use to make sure the entire data sent in one
> > atomic operation?
>
> I don't have an authoritative answer, but I can say that I coded
> drivers/infiniband/hw/mthca and .../mlx4 assuming that writeq() is
> atomic in the sense that you say, and no one has reported any problems.
>
If you're not under lock you're screwed on a 32-bit platform.
-hpa
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists