linux-kernel - Re: [Xen-devel] [xen vMCE RFC V0.2] xen vMCE design

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <4FED7C5F.1040908@amd.com>
Date:	Fri, 29 Jun 2012 11:58:55 +0200
From:	Christoph Egger <Christoph.Egger@....com>
To:	"Liu, Jinsong" <jinsong.liu@...el.com>
CC:	Jan Beulich <JBeulich@...e.com>,
	"Auld, Will" <will.auld@...el.com>,
	Ian Campbell <Ian.Campbell@...rix.com>,
	"Luck, Tony" <tony.luck@...el.com>, Keir Fraser <keir@....org>,
	"Raj, Ashok" <ashok.raj@...el.com>,
	"Jiang, Yunhong" <yunhong.jiang@...el.com>,
	"Li, Susie" <susie.li@...el.com>,
	"Shan, Haitao" <haitao.shan@...el.com>,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
	"Dugger, Donald D" <donald.d.dugger@...el.com>,
	"xen-devel@...ts.xensource.com" <xen-devel@...ts.xensource.com>,
	"Nakajima, Jun" <jun.nakajima@...el.com>,
	"Zhang, Xiantao" <xiantao.zhang@...el.com>
Subject: Re: [Xen-devel] [xen vMCE RFC V0.2] xen vMCE design


Feedback from the AMD side:

slide 2:
- PV guests are supposed to install a MCE trap handler
  which reads the MSR values from struct mcinfo_bank.
  Hence it is unclear where the #GP should come from.
  Same for HVM guests which have a PV MCE "driver"
  (those are very rare in reality).

slide 3:
- unclear what "Weird per-domain MSRs" means
- unclear what "Unnatural MCE injection semantics" means

slide 4:
- typo: interace -> interface :-)
- enable UCR-related capabilities, but only on Intel machines
- Filter non-SRAO/SRAR banks:
  Rename it to "Let guest see northbridge bank only to the guest"

slide 7:
- ignore/disable CMCI and CTL2 on AMD

slide 8:
- Filter non-SRAO/SRAR banks:
  Rename it to "Let guest see northbridge bank only to the guest"
- Question: Should we allow the guest to inject errors? Does it make
  sense?
- always disable MCi_CTL2 on AMD

slide 9:
- Model specific issue: Also affects AMD as some models have
  l3 cache and some do not.
  E.g. it does not make sense to report l3 cache errors to guests


-- 
---to satisfy European Law for business letters:
Advanced Micro Devices GmbH
Einsteinring 24, 85689 Dornach b. Muenchen
Geschaeftsfuehrer: Alberto Bozzo, Andrew Bowd
Sitz: Dornach, Gemeinde Aschheim, Landkreis Muenchen
Registergericht Muenchen, HRB Nr. 43632

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/