lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:	Fri, 1 Nov 2013 16:25:29 -0000
From:	"David Laight" <David.Laight@...LAB.COM>
To:	"Victor Kaplansky" <VICTORK@...ibm.com>,
	<paulmck@...ux.vnet.ibm.com>
Cc:	"Michael Neuling" <mikey@...ling.org>,
	"Mathieu Desnoyers" <mathieu.desnoyers@...ymtl.ca>,
	"Peter Zijlstra" <peterz@...radead.org>,
	"LKML" <linux-kernel@...r.kernel.org>,
	"Oleg Nesterov" <oleg@...hat.com>,
	"Linux PPC dev" <linuxppc-dev@...abs.org>,
	"Anton Blanchard" <anton@...ba.org>,
	"Frederic Weisbecker" <fweisbec@...il.com>
Subject: RE: perf events ring buffer memory barrier on powerpc

> But "broken" compiler is much wider issue to be deeply discussed in this
> thread. I'm pretty sure that kernel have tons of very subtle
> code that actually creates locks and memory ordering. Such code
> usually just use the "barrier()"  approach to tell gcc not to combine
> or move memory accesses around it.

gcc will do unexpected memory accesses for bit fields that are
adjacent to volatile data.
In particular it may generate 64bit sized (and aligned) RMW cycles
when accessing bit fields.
And yes, this has caused real problems.

	David


--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ