[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CAD7j7Q_=QeUGOMC0pPn5AXq50h3+vpabB8vRNV5Ac3YupwPxGQ@mail.gmail.com>
Date: Sun, 7 Feb 2016 19:59:56 +0100
From: Carlos Soto <csotoalonso@...il.com>
To: Shawn Guo <shawnguo@...nel.org>
Cc: Sascha Hauer <kernel@...gutronix.de>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...eaurora.org>,
linux-arm-kernel@...ts.infradead.org, linux-clk@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH 1/1] imx25: Fix LCD pixelclock configuration
2016-01-28 7:32 GMT+01:00 Shawn Guo <shawnguo@...nel.org>:
> On Wed, Dec 23, 2015 at 09:30:10PM +0100, Carlos Soto wrote:
>> Set LCDC base clock (per_7) parent clock to UPLL clock.
>> This is needed to allow finer resolution in pixelclock
>>
>> Signed-off-by: Carlos Soto <csotoalonso@...il.com>
>> ---
>> drivers/clk/imx/clk-imx25.c | 6 ++++++
>> 1 file changed, 6 insertions(+)
>>
>> diff --git a/drivers/clk/imx/clk-imx25.c b/drivers/clk/imx/clk-imx25.c
>> index c4c141c..656340e 100644
>> --- a/drivers/clk/imx/clk-imx25.c
>> +++ b/drivers/clk/imx/clk-imx25.c
>> @@ -238,6 +238,12 @@ static int __init __mx25_clocks_init(unsigned long osc_rate,
>> clk_set_parent(clk[per5_sel], clk[ahb]);
>>
>> /*
>> + * set LCDC base clock (per 7) to highest possible frequency (UPLL)
>> + * to get best resolution for pixel clock
>> + */
>> + clk_set_parent(clk[per7_sel], clk[upll]);
>
> This can be done in device tree via assigned-clock-parents without the
> need of touching kernel.
>
> Shawn
>
Sorry, I was not aware of this feature. Already tested and it works fine via DT
Thanks for the help
Carlos
Powered by blists - more mailing lists